Woven Launches New 10 GbE Switch

By Michael Feldman

October 14, 2008

Woven Systems has expanded its Ethernet product lineup with a new 10 Gigabit Ethernet (GbE) top-of-rack switch. The 24-port TRX 200 offers 10 gigabits per second (Gbps) wirespeed performance on each port and InfiniBand-like latencies. The TRX 200 joins Woven’s other two offerings, the 48-port Gigabit Ethernet TRX 100 top-of-rack switch and the 144-port 10 GbE “Fabric Switch” for the network core.

Like its Woven brethren, the TRX 200 is aimed at HPC and Web services — two markets where bandwidth and latency requirements exceed that of the standard enterprise setup. Leading-edge interconnect performance has been the norm in HPC environments for some time. But with the advent of the Web services industry, a whole new market is developing for high bandwidth, low latency infrastructure. In this area, search engines or any application that performs Web page indexing must often operate with soft real-time constraints, so node-to-node latencies must be kept to a minimum.

Bandwidth can always be overprovisioned with extra switches, but that doesn’t help the latency picture. Woven has specifically designed its products for InfiniBand-like latencies. Instead of store-and-forward switching used in standard Ethernet gear, Woven employs cut-through switching. The company claims latencies of 1.6µs for its flagship EFX 1000 switch.

Woven’s big story with the new TRX 200 top-of-rack switch is its pricing. At less than $500 per wirespeed 10 Gbps port ($11,995 for a single unit), Woven is pushing back against Arastra, its closest competitor in high-performance 10 GbE switching. When Arastra launched its line of Ethernet gear last year, it quoted $400 per port. But it’s not clear if that pricing applies across its entire product line. The new TRX against Arastra’s 24-port 7124S would be the real apples-to-apples comparison, since both products claim to offer bi-directional wirespeed performance (480 Gbps aggregate) plus low latency.

The closest Cisco gear is probably the 4900M, which is a top-of-rack switch for users transitioning from GbE to 10 GbE. But at a maximum aggregate throughput of just 320 Gbps, and latencies in the 2.6µs range (according to eWeek testing), the Cisco switch is really not in the same performance ballpark as the Woven and Arastra offerings. Also, with a price that starts at $22,000, the 4900M is at least twice as expensive as its upstart competition.*

The roadblocks remaining for the Woven offerings, and for 10 GbE switches in general, are price (compared to standard Gigabit Ethernet) and performance (compared to InfiniBand). But if you are an Ethernet vendor, time may be on your side.

Many in the industry are predicting that by 2010 10 GbE will move onto the server motherboard en masse, reducing the cost of connection from about $300 or $400 down to around $22 dollars. (The real cost to the buyer is even a bit less than that since motherboard manufacturers will be replacing the older GbE interfaces.) In that same year, the total cost of a 10 GbE connection will be just twice that of a GbE connection. In 2002, the 2x cost differential proved to be an inflection point for the transition from Fast Ethernet to GbE. “That will usher in a much bigger ramp for 10 GigE servers and thus the beginning of a large transformation of the datacenter,” predicts Woven VP of marketing Joe Ammirato.

If history does repeat itself, one of the first places we’re likely to see the GbE to 10 GbE transition is on the TOP500 list. Even today, 57 percent of the top “supercomputers” are based on GbE. It must be said, though, that in most of these cases, the interconnect is not the bottleneck for system performance, or if it is, it’s a tolerable one. For loosely-coupled, embarrassingly-parallel applications, node-to-node communications are only needed intermittently, so larger latencies and lower bandwidth are not as much of an issue.

For more tightly-coupled HPC applications, DDR InfiniBand is now the interconnect of choice. When 10 GbE goes mainstream, the choice becomes more difficult. Joe Ammirato says both performance and cost are catching up to InfiniBand, even without the benefit of native 10 GbE on the motherboard. When that happens, the interconnect interface becomes essentially free for Ethernet fabrics compared to InfiniBand, which will still require a $300 adapter.

DDR and QDR InfiniBand will still have the raw performance advantage, offering perhaps a half or a third the latency of the best Ethernet solutions and more than twice the bandwidth (QDR is 40 Gbps, but because the on-board PCIe interface limits how fast data can be moved, only about 25 Gbps is realized). Masum Mir, Woven’s senior product manager, admits that InfiniBand will remain viable, but the presence of affordable 10 GbE solutions will compete at the high end. Especially with larger clusters and more variable traffic data traffic patterns, Mir sees Ethernet solutions like theirs — with dynamic congestion avoidance and lossless fabric support — as the more flexible choice.

Certainly for end users looking for a longer ROI horizon, Ethernet will look less risky. The battle cry of all Ethernet vendors continues to be that Ethernet will prevail. This may be less true for HPC users, who have come to view InfiniBand as a more mainstream technology with each passing year. And with much of the discussion about 10 GbE still in the future tense, companies like Woven Systems will be required to push the technology uphill for the next couple of years.

*Update: A more accurate comparison may be with Cisco’s new Nexus 5020, a 40-port 10 GbE switch that offers wirespeed performance and a switch latency of 3.2µs. The 5020 can be expanded to up to 52 10 GbE ports to yield an aggregate throughput of 1 Tbps. At around $900 per port it’s twice as expensive as the Woven or Arastra gear, but the Cisco box also comes with support for Fibre Channel over Ethernet and Cisco Data Center Ethernet.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This