Startup Provides a New Twist on Reconfigurable Supercomputing

By Michael Feldman

November 17, 2008

The HPC community has been dabbling with Field Programmable Gate Arrays (FPGAs) for several years now, but the technology has never reached escape velocity. The attraction of reconfigurable computing has kept the supercomputing crowd dreaming, but clunky and non-standard programming environments, lack of FPGA chip real estate for 64-bit floating point operations, and I/O bandwidth limitations have inhibited their use in mainstream HPC. The common refrain of “FPGAs are the future of supercomputing and always will be” seemed destined to be a permanent joke.

Convey Hybrid CoreBut at SC08 this week, startup Convey Computer Corp. launched a new server and software stack that aims to tame FPGAs and deliver reconfigurable computing to everyday HPC users. In a nutshell, the company has developed a “hybrid core” server, the HC-1, which wraps FPGAs into a reconfigurable coprocessor that runs alongside a standard multicore x86 CPU. The CPU and coprocessor can be programmed with standard C/C++ and Fortran. Essentially, you can take legacy code, run it through the Convey compiler, and out pops an executable that runs an order of magnitude faster on a Convey box than it would on an x86 system.

Convey is brainchild of Steve Wallach, co-founder and CTO of Convex Computer, a company that developed vector supercomputers back in the 80s and 90s. (In case you were wondering, yes, Convey = Convex+1.) Since programming vector processors was a pain for users, Convex developed automatic vectorizing compilers to enable standard codes to take advantage of their machines. In 1995, the company was bought out by HP and eventually Wallach hopped on the consulting circuit, selling his computing expertise to the government and IT venture capitalists.

Steve Wallach

His idea for hybrid core computing was born out of conversations with his contemporaries at Intel and Xilinx. Wallach convinced them that he would be able to take their commodity processors and create an innovative and commercially-viable platform for HPC users. Both Intel Capital and Xilinx became investors in Convey, along with CenterPoint Ventures, InterWest Partners and Rho Ventures. The initial funding amounted to $15.1 million.

Wallach, now the chief scientist at Convey, tapped some of the Convex alumni and assembled a 28-person team to get the new company off the ground. The Convey engineers resurrected the Convex auto-vectorization model with a new twist: using FPGAs as reconfigurable acceleration engines. But the idea of insulating the developer from the hardware is the same. “Our view is that you should be able to program in standard Fortran, C and C++,” says Wallach. So no extra language keywords, extensions, or special APIs are required to extract the extra performance from the FPGA-based coprocessor. According to Wallach, “you should put the burden on the compiler to do all the heavy lifting.”

This is a departure from most other HPC accelerator-based systems, where proprietary language or runtime API extensions are needed to tap the non-CPU hardware. Environments like CUDA (for GPUs) or ImpulseC (for FPGAs) rely on extended forms of C, which means legacy code must be ported before it can be accelerated. It also means newly developed code is tied to a particular architecture or must rely on a configuration management system to maintain separate source trees. All of that translates into lost human productivity.

On the hardware side, Convey’s principle architectural innovation is tightly coupling the x86 CPU with the reconfigurable coprocessor. To accomplish this, the Convey engineers designed a server with a CPU and multi-FPGA coprocessor that share the same view of virtual memory. The x86 is used mostly for scalar logic and the coprocessor is used for vector acceleration, while taking advantage of the FPGA’s ability to be tuned to workload-specific instruction streams. Since the coprocessor implements virtual memory and cache coherence, no data has to be shuffled back and forth between the CPU and externally connected FPGAs.

Convey Hybrid Core ComputingThe way the coprocessor is reconfigured for different applications is by loading the FPGAs with a “personality,” which describe an instruction set that has been optimized for a specific workload. For example, there could be different personalities for bioinformatics, CFD, financial analytics, and seismic processing. If you had a financial analytic calculation where you wanted to see the results with different interest rates or with random numbers plugged in, your application would require double-precision function units and instructions to facilitate such operations as random number generation and exponentiation, square roots and logarithms. Other applications like seismic processing require single-precision, complex floating point instructions.

At compile-time, the developer selects a command-line switch to specify the appropriate personality for the application source. Based on the switch, the compiler extracts the parallelism from the source code by generating the personality’s extended instructions intermixed with x86 instructions, as appropriate. Prior to execution, the OS configures the FPGAs by loading the personality image corresponding to the extended instruction set.

At any one time, the coprocessor executes a single personality. In most cases, this will be sufficient for an entire application. But the FPGAs can be dynamically reconfigured during execution if an application embodies multiple types of workloads. A personality switch takes on the order of hundreds of milliseconds. The idea is that unless your application has a umm… “personality disorder,” switching occurs relatively infrequently during execution — basically during program startup or application phase changes.

There is also the ability for developers to build “procedural” personalities, which implement entire routines that are invoked like procedures or functions. To do this, a programmer will need to employ the Personality Development Kit (insert your own geek joke here) supplied by Convey.

The base hardware is a 2U rack-mountable server containing two sockets — one for an Intel CPU and one for the coprocessor. The coprocessor contains a host interface, three or four FPGA (Xilinx Virtex-5) chips, and a memory controller. The host interface encapsulates the communication with the CPU, instruction fetching and decoding, plus a common set of scalar op-codes for the coprocessor. The first version of the system will employ Intel’s front-side bus to talk to the coprocessor. But with Nehalem processors just around the corner, Convey already has plans in place for a QuickPath Interconnect-based system.

The memory controller manages a high bandwidth memory subsystem, which is incorporated into the CPU’s virtual memory space. It uses 16 DDR2 memory channels to deliver an aggregate bandwidth of 80 GB/sec. That’s a lot faster than what is currently available on an Intel Harpertown system and is even faster than what will be available on next year’s Nehalem chips. At these speeds, the controller is able to transfer individual 64-bit words (as opposed to just entire cache lines), which is how a vector processor would like to be fed.

Innovation doesn’t come cheap. An HC-1 server retail for around $32,000. But the pitch is that since an average HPC app can be accelerated 10x on this platform, each HC-1 is equivalent to 10 vanilla x86 boxes. If true that would translate to significant savings for system acquisition costs, as well as power and cooling.

UCSD is an early customer, using the HC-1 to accelerate a proteomics application, called InsPecT. Scientists there expect to achieve a 16x speedup with the new system. Pavel Pevzner, director of UCSD’s Center for Computational Mass Spectrometry, says a single rack of HC-1 servers can replace eight racks of conventional servers at the center.

How well the Convey platform performs over a range of HPC codes remains to be seen. And introducing a new company with a new architecture certainly has some risks, especially in this economy. But Wallach thinks he’s got a winner and seems undeterred about launching into a headwind. “The way you make money and be successful is to be a contrarian,” he says.

Steve Wallach will be honored at SC08 with IEEE’s Seymour Cray Award. For more about Wallach, see our in-depth interview with him in today’s issue.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark No Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together any HPC and AI resources and integrate them with networking, Read more…

What’s New in HPC Research: Solar Power, ExaWorks, Optane & More

September 16, 2021

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

AWS Solution Channel

Supporting Climate Model Simulations to Accelerate Climate Science

The Amazon Sustainability Data Initiative (ASDI), AWS is donating cloud resources, technical support, and access to scalable infrastructure and fast networking providing high performance computing (HPC) solutions to support simulations of near-term climate using the National Center for Atmospheric Research (NCAR) Community Earth System Model Version 2 (CESM2) and its Whole Atmosphere Community Climate Model (WACCM). Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Quantum Computer Market Headed to $830M in 2024

September 13, 2021

What is one to make of the quantum computing market? Energized (lots of funding) but still chaotic and advancing in unpredictable ways (e.g. competing qubit tec Read more…

Amazon, NCAR, SilverLining Team for Unprecedented Cloud Climate Simulations

September 10, 2021

Earth’s climate is, to put it mildly, not in a good place. In the wake of a damning report from the Intergovernmental Panel on Climate Change (IPCC), scientis Read more…

After Roadblocks and Renewals, EuroHPC Targets a Bigger, Quantum Future

September 9, 2021

The EuroHPC Joint Undertaking (JU) was formalized in 2018, beginning a new era of European supercomputing that began to bear fruit this year with the launch of several of the first EuroHPC systems. The undertaking, however, has not been without its speed bumps, and the Union faces an uphill... Read more…

How Argonne Is Preparing for Exascale in 2022

September 8, 2021

Additional details came to light on Argonne National Laboratory’s preparation for the 2022 Aurora exascale-class supercomputer, during the HPC User Forum, held virtually this week on account of pandemic. Exascale Computing Project director Doug Kothe reviewed some of the 'early exascale hardware' at Argonne, Oak Ridge and NERSC (Perlmutter), while Ti Leggett, Deputy Project Director & Deputy Director... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers

Contributors

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire