Incoming: 10 Gigabit Ethernet for HPC

By Dan Tuchler

November 20, 2008

Sure, it’s proven, and a lot of people use it. But like many proprietary technologies, it also has some unappealing characteristics. It demands specialized expertise. It’s not always as fast as advertised. It’s not completely reliable. It certainly doesn’t work and play well with others. Yes, we are talking about InfiniBand.

InfiniBand has been a comfort zone for those tightly-coupled HPC applications that can’t live without their addiction to low latency and high speed. If your application is a science experiment with good funding and no firm schedule, that’s OK. If your application involves business, deadlines, and ROI, it’s time to break out of that comfort zone and acquaint yourself with 10 Gigabit Ethernet (10GE).

Fifty seven percent of the TOP500 Supercomputer Sites are already using Gigabit Ethernet interconnects. For many of those sites, that one Gigabit will give them all the speed they’ll ever need. For those applications that really do need a higher performance interconnect, 10GE can provide it — and a host of other advantages as well.

Technology You Know

InfiniBand might be the obvious choice in the HPC world, but compared to the well-known and widely-used Ethernet standard, the comfort level of InfiniBand might be equated to sleeping on a bed of nails. IT executives, network administrators, server vendors, and managed service providers around the world understand Ethernet. They can integrate and update an Ethernet installation within an existing infrastructure, without specialized gateways. They know how to manage it and how to benchmark it. They know what to do if something goes wrong. When it comes to Ethernet, familiarity breeds peace of mind.

More Cost-Effective and Already There

With costs going up, power at a premium, and manageability critical, it’s no surprise that converging and consolidating have become central themes in networking. Converged voice and data networks are becoming pervasive. Fibre Channel over Ethernet (FCoE) will merge storage and standard network applications on a common infrastructure. Virtualization is fast becoming a critical technology to support server and storage consolidation in the datacenter.

When it comes to reducing capital and operating expenses, one infrastructure is simply better than two — or more — and the HPC environment is no exception. High-performance computing clusters that use an InfiniBand interconnect also use Ethernet. Ethernet is necessary for user and storage connectivity, and for the management network that orchestrates the cluster. Replacing the InfiniBand interconnect with 10GE to create a single, all-inclusive infrastructure will cut hardware and power costs, and simplify manageability. And, that infrastructure combines high performance with low power needs and a sufficiently low latency for many HPC applications, making it an excellent fit for technical and budget requirements.

Prices are Plummeting

As with many technologies, 10GE was not initially cost-effective for widespread use. In fact, at one point a 10GE connection cost more than the server. But that ship has sailed. Now 10GE is so cost-effective that server vendors are starting to include the technology as a built-in standard feature. And switch prices are falling too. A number of switch vendors are offering 10 GE switches with a list price less than $500 per port.

Stable Network Interface

Some early adopters of 10GE were discouraged by problems with network interface cards (NICs). These problems were related to immature hardware and software drivers and have since been corrected. NIC vendors that could not adapt have dropped out of the market, and 10GE now has a stable network interface environment.

Physical Layer Selected

Many users expected that 10GBase-T would provide a simple, cost-effective solution, but were disappointed with the high cost, high power requirements and 2.6 µsec latency per cable hop. Multiple optics standards also led to some customer confusion, with XenPak, X2, XFP, and now SFP+.

It took a while for 10GE to converge on a single type of attachment, but many users today believe that SFP+ Direct Attach Cable (also known as twinax) is the right solution. SFP+ Direct Attach Cable is a low-cost, low-latency, interoperable solution that uses existing SFP+ sockets and addresses most 10GE challenges for distances up to around ten meters.

Broad Vendor Support

Every networking vendor supports Ethernet, and that support will extend to 40GE and 100GE in the future. Support for InfiniBand is limited to a handful of vendors. With less competition, there will be less innovation, and less incentive to offer competitive pricing and to increase reliability.

It’s Time

New products and advancing technologies have overcome the last hurdles that prevented 10GE from addressing HPC needs:

  • NIC prices will continue to drop as LAN-on-Motherboard (LOM) technology lets NIC vendors reach the high volumes they need to keep costs down.
  • Switch prices are also dropping–prices under $500 per port make 10GE switches cost-effective for business applications.
  • The emerging SFP+ Direct Attach cabling standard avoids the problem of expensive optics and presents a clear solution.
  • Many HPC applications such as Reuter’s RMDS and others achieve equivalent performance numbers on 10GbE and InfiniBand
  • Using some of the latest server blades and comparing DDR InfiniBand with RDMA to 10GE iWarp using a BLADE Network Technologies switch, we have observed similar performance on common HPC applications such as FLUENT, PAM CRASH, VASP and others.

It’s time to bring the benefits of ubiquitous 10GE to the HPC community. For most clusters and most applications, Ethernet brings the advantages of better pricing, higher reliability, plenty of performance, and lower operating costs than InfiniBand. A holistic approach with a single infrastructure will also contribute to reduced costs, while widespread Ethernet expertise will reduce management headaches and support a more efficient environment.

When InfiniBand is Necessary

Some applications will still require the extremely high performance and low latency that is achievable only with InfiniBand. However, IT teams should evaluate project needs carefully before selecting an interconnect technology. Situations that invite InfiniBand include:

The Need For Speed — Performance is a key driver for InfiniBand, but designers need to be aware of the bottom line for performance statistics. Double Data Rate (DDR) technology claims to provide 20 Gbps performance, but the reality is closer to 16 Gbps. Hardware limits in the PCIe gen1 bus in many machines reduce this number even further. With a measurable performance of about 13 Gbps, InfiniBand isn’t a whole lot faster than 10GE. Similarly, Quad Data Rate (QDR) claims 40 Gbps performance, but actually delivers closer to 26 Gbps due to the PCIe gen2 bus–not that much faster than a two-port 10GE switch.

Really Low Latency — Some compute-intensive, tightly-coupled applications, such as those found in the largest national science labs, do demand the extremely low latency that only InfiniBand can provide. However, other applications that are either loosely coupled or simply don’t have an excessive demand for low latency can run perfectly well over 10GE. Many TCP/IP-based applications fall into this category, and many more can be supported by adapters that offload TCP/IP processing. In fact, some TCP/IP applications actually run faster and with lower latency over 10GE than over InfiniBand.

About the Author

Dan Tuchler is Vice President of Strategy and Product Management at BLADE Network Technologies (www.bladenetwork.net). His technology experience spans emerging Ethernet standards, InfiniBand, security, load balancing, content-aware networking, and high-availability.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This