One of the ongoing themes of my microprocessor coverage over the past few years has been the relationship between on-chip execution bandwidth and the “memory wall.” So I was intrigued to learn of new research from Sandia National Labs that indicates that the severity of the memory wall problem may be much greater than the industry generally anticipates.
More Than 16 Cores May Well Be Pointless
December 7, 2008