Another Company Takes Up Reconfigurable Computing

By Michael Feldman

March 12, 2009

The global economic system may be collapsing, but quantitative financial analysis will endure. At least, that’s what Kuberre Systems is hoping. Earlier this week, the Massachusetts-based firm launched HANSA (Hardware Accelerator for Numerical and Systems Analysis) , a new FPGA-based HPC platform intended to accelerate compute-hungry financial applications. The overall architecture is somewhat reminiscent of Convey Computer’s HC-1, inasmuch as it virtualizes the FPGA resources from the application developer.

If you haven’t heard of Kuberre before, that’s because this is its first big push into high performance computing. The company’s been around since 2001, primarily in the financial services arena, offering an array of investment management products and services. Its foray into HPC began a couple of years ago when it started thinking about a platform that could help quants speed up their risk analysis models. Kuberre settled on an FPGA-based architecture because of its flexibility and because of the company’s familiarity with FPGA technology.

Despite the meteoric rise of GPGPU computing — and to a lesser extent, Cell-based HPC — over the last couple of years, FPGAs have offered some unique attributes for HPC. “Accelerators of all types are growing in acceptance and have great potential in HPC,” notes Addison Snell of Tabor Research. “In particular, FPGAs seem well-suited to scalable applications that rely heavily on text or integer calculations, such as genomics, event processing in real-time data feeds, or ultra-scale business computing.”

Kuberre’s HANSA can house from 1-16 FPGA boards, each one containing four FPGAs and 16 GB of memory. The FPGAs are Altera’s Stratix II generation, and the company is already looking to upgrade the platform to the newer Stratix IV chips in the near future, which should provide about 50 percent greater computational capacity. A single dual-core x86 CPU on a separate board is used to run the OS — either Linux or Windows — and to talk with the outside world. The glue that ties the FPGA boards with the CPU is the APSC — the Algorithmic Processing and Switching Complex, which manages the considerable data traffic in the system.

A fully loaded HANSA box containing 64 FPGAs and 256 GB of memory fits in a 9U enclosure, and runs about $500,000. No benchmarks are yet published for the machine, but when I spoke with Kumar Metlapalli, Kuberre’s the CEO and founder, he said a 16-board system should hit at least 250 gigaflops on Linpack. According to the company’s press release, when compared to traditional CPU-based HPC machines, a HANSA setup will do the equivalent work at “1/3 the cost, with 2 percent of the energy requirements, and in 1 percent of the floor space.”

Thanks to the shape-shifting nature of FPGAs, the hardware can be configured as a cluster/grid of 768 “RISC” CPUs for a generic C/C++ programs, or as supercomputer with 1,536 double precision cores for FP-intensive numerical processing. The machine can also be split between some combination of the two.

The software stack consists of a set of C/C++ and Java APIs and what they call firmware building blocks. The building blocks present another set of APIs to access routines for ScaLAPACK operations, correlation matrices, interpolations, and Monte Carlo simulations. There’s an additional API that allows developers to integrate data streaming operations. For example, for a financial application, real-time market data from a WOMBAT feed could be captured and passed on to other software for further number crunching.

Metlapalli says if a user’s code is GNU compliant, they just have to recompile their C/C++ source for HANSA without making any modifications. These programs can then be run in concurrent fashion on multiple instances of the platform’s virtual grid of CPUs. On the other hand, if the user wants to take advantage of data-level parallelism afforded by the FPGAs, API library calls (e.g., ScaLAPACK) will have to be inserted in the code.

There’s an additional interface provided to partition the FPGA hardware into as many as 16 “contexts” for these different classes of operations. Again using the example of a financial application, a couple of FPGA boards could be devoted to capturing real-time market streams, while four other boards could be using ScaLAPACK for risk analysis, and a third set of boards could be doing Monte Carlo simulations for interest rate forecasts.

Besides financial services applications, Metlapalli says the architecture is well suited for bioinformatics searches and CFD. Beyond that, HANSA should be generally applicable to any app that has to deal with Eigen value problems, pattern recognition, image processing, and data encryption, to name a few. Again, the reconfigurable nature of FPGAs buys you quite a bit of versatility with applications.

Metlapalli says they’ve already seen some interest with HANSA from financial institutions on the buy-side (e.g., hedge fund firms) as well as sell-side (e.g., investment banks). Apparently, the U.S. DoD has also made some inquiries.

My first take on this is that it’s a pretty compelling story, especially if you’re willing to tap into the HANSA libraries that would take fuller advantage of the FPGAs. I think there’s definitely room for both GPGPU, Cell acceleration, and reconfigurable computing in the HPC ecosystem, but this is a tough economic climate to introduce innovation that doesn’t produce immediate bottom line savings in IT budgets. I hope companies like Kuberre can grab a few customer wins and help keep reconfigurable computing in the HPC mix.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

ESnet Now Moving More Than 1 Petabyte/wk

December 12, 2017

Optimizing ESnet (Energy Sciences Network), the world's fastest network for science, is an ongoing process. Recently a two-year collaboration by ESnet users – the Petascale DTN Project – achieved its ambitious goal t Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This