Green Cred

By Michael Feldman

April 9, 2009

Everyone is talking up “green computing” these days, to the point where it’s become background noise that pervades all of IT marketing. But it would be hard to find a truly greener story than the one SiCortex has been pitching since it debuted its power-sipping HPC machines in 2006. The company’s Linux clusters are purpose-built for high performance computing, and deliver one of the best — if not the best — performance-per-watt experiences in the industry.

Unlike your typical teraflop machines, SiCortex systems are built using home-grown MIPS system-on-a-chip (SoC) hardware with an integrated communication fabric to tie the processors together. The general philosophy is to use larger numbers of slower processors to achieve a better balance between compute, memory and I/O performance. The result is that these machines deliver compute cycles with just a fraction of the power consumption of a vanilla x86 commodity cluster. In fact, the SiCortex hardware is on par with the energy efficiency of the new IBM Blue Gene/P supercomputers — not too surprising when you consider both architectures use low-power SoC designs and proprietary system interconnects to achieve highly-streamlined HPC.

It looks like SiCortex’s obsession with energy efficiency is starting to pay off. After a couple of years of gathering critical acclaim, it’s now gathering sales. SiCortex added ten new customers in just the first three months of 2009, capping off record revenue growth in back-to-back quarters. Of course, SiCortex only recently started making headway revenue-wise, so record quarters would be expected. But SiCortex VP of Marketing Mark Blessing feels the company’s message is now resonating with the community, adding that they are looking at “an extremely strong pipeline” for the rest of the year.

That’s pretty remarkable news, given the lethargic state of the HPC sever market right now. With the recent demise of SGI, Sun Microsystems in limbo, and other HPC system vendors feeling the squeeze, most HPC system vendors would probably just like to fast-forward to 2010. Not SiCortex. 2009 might end up being a breakout year as more users look at reducing energy costs and carbon emissions as top priorities. And with its focus on government labs, higher education, and the defense/intelligence, the company has conveniently targeted three sectors that stand to weather the economic downturn reasonably well.

But it won’t necessarily be smooth sailing. With all HPC vendors now shipping systems with the latest quad-core x86 chips, energy efficiency is improving all around. The recently-released Nehalem EP processors, in particular, are promising significantly better performance than the previous generation Harpertown chips, all within the same power envelope. Intel is claiming a 2X performance increase on some HPC benchmarks, like LS-Dyna crash simulations and Fluent CFD.

The team at SiCortex thinks Intel is overstating its case, however. According the Jud Leonard, chief architect at SiCortex, the main goal Intel accomplished with Nehalem is relieving some of the memory bottleneck at the chip and node level — something AMD did years ago with the Opteron. What Intel (or AMD for that matter) hasn’t done, says Leonard, is address the node-to-node communication bottleneck, as SiCortex has done with its integrated interconnect architecture.

Kem Stewart, SiCortex’s VP of hardware engineering, agrees, adding that Nehalem’s integrated memory controller will help users with memory starvation problems as they turn on the third and fourth cores on those quad-core chips, but will do little to speed up applications that are fundamentally constrained by InfiniBand or Ethernet communication bandwidth. He notes this is often the case when a problem is scaled beyond a hundred cores or so.

According to Stewart, some of the company’s customers have benchmarked their Nehalem EP machines and shared the results. Stewart says there weren’t any real surprises performance-wise. In a program that scales well, customers noted a 20 percent performance bump compared to the older Harpertown-based systems. While that may be significant, it’s not enough motivation to do a fork-lift upgrade.

SiCortex has its own challenges, however. Because it has thrown its lot in with MIPS, it misses out on the established x86 software ecosystem that’s been building for decades. From its point of view, the underlying instruction set barely matters anymore since application dependencies have been freed from the ISA and moved up to the OS. In the case of HPC, this means Linux, and since SiCortex ships its own Linux implementation with its hardware, customers won’t be concerned that MIPS is running underneath.

“For HPC customers x86 compatibility isn’t all that big a deal,” argues Leonard. “In the Linux world in particular, people are used to all sorts of architectures, and their main concern is that their scripts and other tools work.”

What it has encountered is customers who need an ISV code that has not yet been ported to SiCortex. Leonard admits the list is not very big at the moment, but he says the portfolio is growing fast. According to the company, ISV porting requests more than doubled during last quarter. Since the onus of re-targeting is on the software vendors, the ISVs want to make sure that new ports don’t cannibalize license sales derived from other architectures. So the degree to which ISVs are motivated to add SiCortex versions is an indication of how much they believe the company can expand the market independently of other system vendors.

Of course, SiCortex could decide to switch gears and license Intel’s low-power Atom design if it wanted to join the x86 masses. Doing so would maintain the company’s green theme, but building a new SoC based on a different CPU would be a huge investment of time and money, and from what I gathered from Leonard and Stewart, they didn’t see Atom as the kind of technology worthy of a redesign. Besides, there’s plenty of life left in MIPS and no doubt SiCortex will be upgrading its 700MHz 90nm SoC hardware in due time. A glimpse of what’s possible with MIPS is revealed by RMI’s announcement (PDF) of its upcoming 2.0 GHz, 40nm SoC for the embedded market, although I expect the next move from SiCortex will be 65nm and something around 1.0 GHz.

If SiCortex did have second thoughts about a new architecture, there are plenty of other low-power designs from which to choose — everything from ARM and PowerPC to Tensilica’s exotic Xtensa technology. For its part, SiCortex hasn’t revealed any plans that would take the company down a different path, but it’s keeping its options open. “It would be foolish for anybody in our position not to be looking at alternatives,” says Leonard.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DoE Awards 24 ASCR Leadership Computing Challenge (ALCC) Projects

June 28, 2017

On Monday, the U.S. Department of Energy’s (DOE’s) ASCR Leadership Computing Challenge (ALCC) program awarded 24 projects a total of 2.1 billion core-hours at the Argonne Leadership Computing Facility (ALCF). The o Read more…

By HPCwire Staff

STEM-Trekker Badisa Mosesane Attends CERN Summer Student Program

June 27, 2017

Badisa Mosesane, an undergraduate scholar who studies computer science at the University of Botswana in Gaborone, recently joined other students from developing nations around the world in Geneva, Switzerland to particip Read more…

By Elizabeth Leake, STEM-Trek

The EU Human Brain Project Reboots but Supercomputing Still Needed

June 26, 2017

The often contentious, EU-funded Human Brain Project whose initial aim was fixed firmly on full-brain simulation is now in the midst of a reboot targeting a more modest goal – development of informatics tools and data/ Read more…

By John Russell

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

HPE Extreme Performance Solutions

Optimized HPC Solutions Driving Performance, Efficiency, and Scale

Technology is transforming nearly every human and business process, from driving business growth, to translating documents in real time, to enhancing decision-making in areas like financial services and scientific research. Read more…

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

DoE Awards 24 ASCR Leadership Computing Challenge (ALCC) Projects

June 28, 2017

On Monday, the U.S. Department of Energy’s (DOE’s) ASCR Leadership Computing Challenge (ALCC) program awarded 24 projects a total of 2.1 billion core-hour Read more…

By HPCwire Staff

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a D Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This