Green Cred

By Michael Feldman

April 9, 2009

Everyone is talking up “green computing” these days, to the point where it’s become background noise that pervades all of IT marketing. But it would be hard to find a truly greener story than the one SiCortex has been pitching since it debuted its power-sipping HPC machines in 2006. The company’s Linux clusters are purpose-built for high performance computing, and deliver one of the best — if not the best — performance-per-watt experiences in the industry.

Unlike your typical teraflop machines, SiCortex systems are built using home-grown MIPS system-on-a-chip (SoC) hardware with an integrated communication fabric to tie the processors together. The general philosophy is to use larger numbers of slower processors to achieve a better balance between compute, memory and I/O performance. The result is that these machines deliver compute cycles with just a fraction of the power consumption of a vanilla x86 commodity cluster. In fact, the SiCortex hardware is on par with the energy efficiency of the new IBM Blue Gene/P supercomputers — not too surprising when you consider both architectures use low-power SoC designs and proprietary system interconnects to achieve highly-streamlined HPC.

It looks like SiCortex’s obsession with energy efficiency is starting to pay off. After a couple of years of gathering critical acclaim, it’s now gathering sales. SiCortex added ten new customers in just the first three months of 2009, capping off record revenue growth in back-to-back quarters. Of course, SiCortex only recently started making headway revenue-wise, so record quarters would be expected. But SiCortex VP of Marketing Mark Blessing feels the company’s message is now resonating with the community, adding that they are looking at “an extremely strong pipeline” for the rest of the year.

That’s pretty remarkable news, given the lethargic state of the HPC sever market right now. With the recent demise of SGI, Sun Microsystems in limbo, and other HPC system vendors feeling the squeeze, most HPC system vendors would probably just like to fast-forward to 2010. Not SiCortex. 2009 might end up being a breakout year as more users look at reducing energy costs and carbon emissions as top priorities. And with its focus on government labs, higher education, and the defense/intelligence, the company has conveniently targeted three sectors that stand to weather the economic downturn reasonably well.

But it won’t necessarily be smooth sailing. With all HPC vendors now shipping systems with the latest quad-core x86 chips, energy efficiency is improving all around. The recently-released Nehalem EP processors, in particular, are promising significantly better performance than the previous generation Harpertown chips, all within the same power envelope. Intel is claiming a 2X performance increase on some HPC benchmarks, like LS-Dyna crash simulations and Fluent CFD.

The team at SiCortex thinks Intel is overstating its case, however. According the Jud Leonard, chief architect at SiCortex, the main goal Intel accomplished with Nehalem is relieving some of the memory bottleneck at the chip and node level — something AMD did years ago with the Opteron. What Intel (or AMD for that matter) hasn’t done, says Leonard, is address the node-to-node communication bottleneck, as SiCortex has done with its integrated interconnect architecture.

Kem Stewart, SiCortex’s VP of hardware engineering, agrees, adding that Nehalem’s integrated memory controller will help users with memory starvation problems as they turn on the third and fourth cores on those quad-core chips, but will do little to speed up applications that are fundamentally constrained by InfiniBand or Ethernet communication bandwidth. He notes this is often the case when a problem is scaled beyond a hundred cores or so.

According to Stewart, some of the company’s customers have benchmarked their Nehalem EP machines and shared the results. Stewart says there weren’t any real surprises performance-wise. In a program that scales well, customers noted a 20 percent performance bump compared to the older Harpertown-based systems. While that may be significant, it’s not enough motivation to do a fork-lift upgrade.

SiCortex has its own challenges, however. Because it has thrown its lot in with MIPS, it misses out on the established x86 software ecosystem that’s been building for decades. From its point of view, the underlying instruction set barely matters anymore since application dependencies have been freed from the ISA and moved up to the OS. In the case of HPC, this means Linux, and since SiCortex ships its own Linux implementation with its hardware, customers won’t be concerned that MIPS is running underneath.

“For HPC customers x86 compatibility isn’t all that big a deal,” argues Leonard. “In the Linux world in particular, people are used to all sorts of architectures, and their main concern is that their scripts and other tools work.”

What it has encountered is customers who need an ISV code that has not yet been ported to SiCortex. Leonard admits the list is not very big at the moment, but he says the portfolio is growing fast. According to the company, ISV porting requests more than doubled during last quarter. Since the onus of re-targeting is on the software vendors, the ISVs want to make sure that new ports don’t cannibalize license sales derived from other architectures. So the degree to which ISVs are motivated to add SiCortex versions is an indication of how much they believe the company can expand the market independently of other system vendors.

Of course, SiCortex could decide to switch gears and license Intel’s low-power Atom design if it wanted to join the x86 masses. Doing so would maintain the company’s green theme, but building a new SoC based on a different CPU would be a huge investment of time and money, and from what I gathered from Leonard and Stewart, they didn’t see Atom as the kind of technology worthy of a redesign. Besides, there’s plenty of life left in MIPS and no doubt SiCortex will be upgrading its 700MHz 90nm SoC hardware in due time. A glimpse of what’s possible with MIPS is revealed by RMI’s announcement (PDF) of its upcoming 2.0 GHz, 40nm SoC for the embedded market, although I expect the next move from SiCortex will be 65nm and something around 1.0 GHz.

If SiCortex did have second thoughts about a new architecture, there are plenty of other low-power designs from which to choose — everything from ARM and PowerPC to Tensilica’s exotic Xtensa technology. For its part, SiCortex hasn’t revealed any plans that would take the company down a different path, but it’s keeping its options open. “It would be foolish for anybody in our position not to be looking at alternatives,” says Leonard.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This