Parallel Programming Is Here – Are You Ready?

By Nicole Hemsoth

June 23, 2009

Whether you’re simulating the extreme conditions inside an exploding star or designing an ergonomically innovative office chair, it’s a good bet that a high performance computing (HPC) system and some brain-bending programming will be involved.

The HPC system may be a supercomputer like the 1.6 petaflop Jaguar behemoth at Oak Ridge National Laboratory, or a cluster powered by off-the-shelf multicore components. Whatever the scale of the hardware and the scope of the application, developers will have to learn how to deal with the complexities of parallel programming to get the most out of their computational resources.

The need for parallel programming is being driven by advances in multicore architectures. This rapid and accelerating technology trend is creating an array of HPC systems that range from dual and quad core systems to supercomputers and clusters with tens, hundreds and thousands of cores. These platforms perform at teraflop and petaflop speeds on terabytes of data. Capable of tackling some of today’s most complex and pressing problems in engineering and science, these HPC systems are composed of a computational ecosystem that includes: scalable multicore architectures; fast, flexible, mammoth memories that can support many simultaneous threads; and high bandwidth I/O and communications.

Developers who have honed their parallel programming skills are ready to create applications that reach new levels of scalability, performance, safety and reliability. In particular, parallelism can be exploited in mechanical computer-aided engineering (MCAE) applications code for structural analysis and fluid dynamics, in computational chemistry and computational physics simulations and modeling, and industrial applications that run the gamut from oil and gas exploration to the design of high end golf equipment. For example, in the world of MCAE, Dale Layfield, engineer in Sun Microsystem’s ISV Engineering organization, points to the benefits realized by applying parallelization to NASTRAN, a venerable finite element analysis (FEA) program that has been around for about 40 years.

“NASTRAN is a highly compute and I/O intensive structural analysis program,” explains Layfield. “It lends itself well to being broken into smaller components and spreading those components across distributed computer clusters which substantially reduces throughput time. Distributed memory parallelism (DMP) helps eliminate the I/O bottleneck by dividing the analysis across a network of separate nodes. Multithreaded SMP (symmetric multiprocessing) allows you to make best use of the processing power within each node. SMP combined with DMP gives you the most bang for your buck.”

Like NASTRAN, many of the other complex applications designed to run on HPC systems rely on parallel programming methodologies to handle the increasing number of computationally intensive jobs involving massive amounts of data and memory.

As David Conover, Chief Technologist, Mechanical Products for ANSYS notes, “Among the major benefits of parallel programming are faster turnaround time and the ability to create higher fidelity simulations and modeling to solve engineering design challenges. Engineers applying finite element methods can create models with much higher spatial resolutions and more geometric detail. And they can build models that include entire assemblies, rather than just one small component. Then they can analyze the interactions between those components at a high level of detail. Because the users are able to perform more simultaneous tasks of increased complexity, the entire engineering process is far more productive. You just can’t achieve this level of functionality with applications that rely on sequential processes.”

By creating larger high fidelity models with greater geometric detail and subjecting them to detailed simulations of the physical forces that they will encounter in real life, engineers can reduce the need for expensive and time-consuming physical testing — the “build and break” approach. In addition, parallelization allows engineers to run more simulations in order to make design decisions earlier in the project lifecycle.

To achieve the speedup in applications performance, parallel programming uses threads that allow multiple operations to occur simultaneously. In an article in the May 20, 2009 HPCwire titled,“Parallel Programming: Some Fundamentals Concepts,” authors Shameen Akhter and Jason Roberts, both of Intel, commented, “The entire concept of parallel programming centers on the design, development and deployment of threads within an application and the coordination between threads and their respective operations.”

In short, parallel programming allows you to write scalable, flexible code that harnesses more HPC CPU resources and maximizes memory and I/O. It also allows users of the code — whether it’s you, a member of your organization’s engineering or scientific staff, or a customer – to solve problems that could not be solved using sequential programs, and solve them more quickly.

Parallel programming is not easy

However, as computer science professor Andrew S. Tanenbaum stated at the USENIX ’08 conference, “Sequential programming is really hard…the difficulty is that parallel programming is a step beyond that.”

Bronson Messer, a computational astrophysicist at Oak Ridge National Laboratory (ORNL), concurs. He points out that to do computing at the large scales he and his colleagues encounter daily, the application developer needs to understand the entire HPC ecosystem which includes multicore CPUs, high speed file and connective systems, and terabytes of memory that have to be swapped in and out at blinding speeds.

“Everything has to play together,” Messer says. “If there is a weak link at this scale, it will almost immediately be exposed. Your parallel code may run on a quad-core or eight-core system, but when you move up to thousands and tens of thousands of processors, your application may be dead in the water. Debugging code on this many processors is an unsolved problem.”

Messer also comments that building robustness and fault tolerance into the code is another major hurdle as the rate of data collection escalates. For example, the Sloan Digital Sky Survey telescope in Sun Spot, New Mexico is precisely mapping a swath of space some five billion light years in diameter, generating terabytes, even petabytes of data every night. And when CERN’s Large Hadron Collider finally comes on line, it will generate 700 megabytes of data every second.

These parallel programming speed bumps not only apply to code written for the huge supercomputers that are the workhorses of government labs and academia. Developers creating algorithms for the rapidly growing population of HPC grids, clusters and clouds that are infiltrating the enterprise are running into similar problems. And within industry the pressure is even more intense as companies seek to gain a competitive edge through the use of HPC.

When asked what he thought was the most difficult task facing developers working with this new programming paradigm, Scott J. Lasica, VP Technical Services Worldwide for HPC toolmaker Rogue Wave Software, was very clear. “Today’s developers need to learn to do multithreading, which, in my opinion, is one of the hardest — if not the hardest — task associated with software programming. Given the level of complexity we’re dealing with, it’s very easy to make mistakes and very hard to figure out where things went wrong.”

What’s a developer to do?

Lasica points out that fortunately there are a lot of tools available to help developers write multithreaded code in languages like C++ and Java — even Fortran. For example, a Java(TM) application can be dropped into an application server and the server will take care of the threading. Various new debugging tools also help ease the bumpy road to parallelization. But Lasica says that a thorough grounding in the intricacies of multithreading is essential for developers dealing with today’s complex distributed systems.

Reza Sadeghi, CTO of MSC Software agrees. And he also prescribes a major mind shift for today’s developers. “Developers tend to think serially, not in terms of what they can do with multiple CPUs,” he explains. “And even if they are thinking parallel, they are still in the realm of dual, quad or eight cores. But the new HPC systems are raising the bar to encompass hundreds and thousands of cores as well as multicore sub architectures. It’s a whole new way of building algorithms and solving complex loops. By adopting this different mindset, backed up by learning all you can about parallelism and multithreading, you can make optimum use of the many diagnostic tools that are now available and build successful HPC applications.”

Advanced programming models also help ease the developer’s path. Among the most popular are OpenMP for shared memory programming, and MPI (message passing interface) for distributed memory programming.

ORNL’s Messer adds that given the rapid pace of technology, it is important for developers to create algorithms that will scale far beyond their current systems. “If you know apriori that your algorithm won’t scale, you have an immediate problem,” he says. “With today’s multicore HPC systems, you are dealing with a deeper and more complicated memory hierarchy in addition to the problems inherent in multithreading. Despite advances in OS, compilers and programming models, you still may have to manage some of that hierarchy yourself. The results are worth it.”

Continuing education is key

Addison Snell, general manager of Tabor Research, comments that developers need to familiarize themselves with how to optimize software on multicore HPC systems. “I’m not sure the latest generation of software engineers has been trained to cope with advanced parallelism – there is a serious question of readiness in the software community,” he says.

It is certain that as the world of high performance computing heats up, and multicore, multithreaded systems move into the enterprise, those individuals who are familiar with parallel programming will command a favorable position in today’s rough and tumble job market. Application developers should be very familiar with the principles of parallel programming, including how to handle multithreading. They should also be acquainted with parallel tools, and be able to build thread-safe component interfaces. Also, both test engineers and field engineers should have parallel debugging skills and be familiar with parallel analysis and profiling tools.

In order to help developers and engineers meet the challenges posed by parallel programming, Sun Microsystems is offering a series of seminars called “An Introduction to Parallel Programming” discussing parallel programming as a fundamental of application development. Log on weekly to access each of these seven modules presented by mathematician and Sun senior staff engineer Ruud van der Pas. http://www.sun.com/solutions/hpc/development.jsp.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ISC18’s Industrial Day Slate: Digital Twins, CFD for Automotive, HPC for SMEs

June 23, 2018

For enterprise IT strategists, this year’s Industrial Day (Tuesday, June 26) at ISC18 in Frankfurt will cover a range of topics – digital twins, AI and machine learning in automotive design, HPC for SME’s and deve Read more…

By Doug Black

What’s Hot and What’s Not at ISC 2018?

June 22, 2018

As the calendar rolls around to late June we see the ISC conference, held in Frankfurt (June 24th-28th), heave into view. With some of the pre-show announcements already starting to roll out, what do we think some of the Read more…

By Dairsie Latimer

Servers in Orbit, HPE Apollos Make 4,500 Trips Around Earth

June 22, 2018

The International Space Station shines a little brighter in the night sky thanks to what amounts to an orbiting supercomputer lofted to the outpost last year as part of a year-long experiment to determine if high-end com Read more…

By George Leopold

HPE Extreme Performance Solutions

HPC and AI Convergence is Accelerating New Levels of Intelligence

Data analytics is the most valuable tool in the digital marketplace – so much so that organizations are employing high performance computing (HPC) capabilities to rapidly collect, share, and analyze endless streams of data. Read more…

IBM Accelerated Insights

Taking the AI Training Wheels Off: From PoC to Production

Even though it seems simple now, there were a lot of skills to master in learning to ride a bike. From balancing on two wheels, and steering in a straight line, to going around corners and stopping before running over the dog, it took lots of practice to master these skills. Read more…

HPCwire Readers’ and Editors’ Choice Awards Turns 15

June 22, 2018

A hallmark of sustainability is this: If you are not serving a need effectively and efficiently you do not last. The HPCwire Readers’ and Editors’ Choice awards program has stood the test of time. Each year, our read Read more…

By Tiffany Trader

What’s Hot and What’s Not at ISC 2018?

June 22, 2018

As the calendar rolls around to late June we see the ISC conference, held in Frankfurt (June 24th-28th), heave into view. With some of the pre-show announcement Read more…

By Dairsie Latimer

Servers in Orbit, HPE Apollos Make 4,500 Trips Around Earth

June 22, 2018

The International Space Station shines a little brighter in the night sky thanks to what amounts to an orbiting supercomputer lofted to the outpost last year as Read more…

By George Leopold

HPCwire Readers’ and Editors’ Choice Awards Turns 15

June 22, 2018

A hallmark of sustainability is this: If you are not serving a need effectively and efficiently you do not last. The HPCwire Readers’ and Editors’ Choice aw Read more…

By Tiffany Trader

ISC 2018 Preview from @hpcnotes

June 21, 2018

Prepare for your social media feed to be saturated with #HPC, #ISC18, #Top500, etc. Prepare for your mainstream media to talk about supercomputers (in between t Read more…

By Andrew Jones

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

European HPC Summit Week and PRACEdays 2018: Slaying Dragons and SHAPEing Futures One SME at a Time

June 20, 2018

The University of Ljubljana in Slovenia hosted the third annual EHPCSW18 and fifth annual PRACEdays18 events which opened May 29, 2018. The conference was chair Read more…

By Elizabeth Leake (STEM-Trek for HPCwire)

Cray Introduces All Flash Lustre Storage Solution Targeting HPC

June 19, 2018

Citing the rise of IOPS-intensive workflows and more affordable flash technology, Cray today introduced the L300F, a scalable all-flash storage solution whose p Read more…

By John Russell

Sandia to Take Delivery of World’s Largest Arm System

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the 'Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others -- HPE is announcing that it will be supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. Read more…

By Tiffany Trader

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

How the Cloud Is Falling Short for HPC

March 15, 2018

The last couple of years have seen cloud computing gradually build some legitimacy within the HPC world, but still the HPC industry lies far behind enterprise I Read more…

By Chris Downing

US Plans $1.8 Billion Spend on DOE Exascale Supercomputing

April 11, 2018

On Monday, the United States Department of Energy announced its intention to procure up to three exascale supercomputers at a cost of up to $1.8 billion with th Read more…

By Tiffany Trader

Deep Learning at 15 PFlops Enables Training for Extreme Weather Identification at Scale

March 19, 2018

Petaflop per second deep learning training performance on the NERSC (National Energy Research Scientific Computing Center) Cori supercomputer has given climate Read more…

By Rob Farber

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Hennessy & Patterson: A New Golden Age for Computer Architecture

April 17, 2018

On Monday June 4, 2018, 2017 A.M. Turing Award Winners John L. Hennessy and David A. Patterson will deliver the Turing Lecture at the 45th International Sympo Read more…

By Staff

Google Chases Quantum Supremacy with 72-Qubit Processor

March 7, 2018

Google pulled ahead of the pack this week in the race toward "quantum supremacy," with the introduction of a new 72-qubit quantum processor called Bristlecone. Read more…

By Tiffany Trader

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17

Altair

AMD @ SC17

AMD

ASRock Rack @ SC17

ASRock Rack

CEJN @ SC17

CEJN

DDN Storage @ SC17

DDN Storage

Huawei @ SC17

Huawei

IBM @ SC17

IBM

IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17

Intel

Lenovo @ SC17

Lenovo

Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17

Microsoft

Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17

Supericro

Tyan @ SC17

Tyan

Univa @ SC17

Univa

Google I/O 2018: AI Everywhere; TPU 3.0 Delivers 100+ Petaflops but Requires Liquid Cooling

May 9, 2018

All things AI dominated discussion at yesterday’s opening of Google’s I/O 2018 developers meeting covering much of Google's near-term product roadmap. The e Read more…

By John Russell

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Nvidia Ups Hardware Game with 16-GPU DGX-2 Server and 18-Port NVSwitch

March 27, 2018

Nvidia unveiled a raft of new products from its annual technology conference in San Jose today, and despite not offering up a new chip architecture, there were still a few surprises in store for HPC hardware aficionados. Read more…

By Tiffany Trader

Sandia to Take Delivery of World’s Largest Arm System

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the 'Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others -- HPE is announcing that it will be supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. Read more…

By Tiffany Trader

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

Part One: Deep Dive into 2018 Trends in Life Sciences HPC

March 1, 2018

Life sciences is an interesting lens through which to see HPC. It is perhaps not an obvious choice, given life sciences’ relative newness as a heavy user of H Read more…

By John Russell

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Google Charts Two-Dimensional Quantum Course

April 26, 2018

Quantum error correction, essential for achieving universal fault-tolerant quantum computation, is one of the main challenges of the quantum computing field and it’s top of mind for Google’s John Martinis. At a presentation last week at the HPC User Forum in Tucson, Martinis, one of the world's foremost experts in quantum computing, emphasized... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This