Parallel Programming Is Here – Are You Ready?

By Nicole Hemsoth

June 23, 2009

Whether you’re simulating the extreme conditions inside an exploding star or designing an ergonomically innovative office chair, it’s a good bet that a high performance computing (HPC) system and some brain-bending programming will be involved.

The HPC system may be a supercomputer like the 1.6 petaflop Jaguar behemoth at Oak Ridge National Laboratory, or a cluster powered by off-the-shelf multicore components. Whatever the scale of the hardware and the scope of the application, developers will have to learn how to deal with the complexities of parallel programming to get the most out of their computational resources.

The need for parallel programming is being driven by advances in multicore architectures. This rapid and accelerating technology trend is creating an array of HPC systems that range from dual and quad core systems to supercomputers and clusters with tens, hundreds and thousands of cores. These platforms perform at teraflop and petaflop speeds on terabytes of data. Capable of tackling some of today’s most complex and pressing problems in engineering and science, these HPC systems are composed of a computational ecosystem that includes: scalable multicore architectures; fast, flexible, mammoth memories that can support many simultaneous threads; and high bandwidth I/O and communications.

Developers who have honed their parallel programming skills are ready to create applications that reach new levels of scalability, performance, safety and reliability. In particular, parallelism can be exploited in mechanical computer-aided engineering (MCAE) applications code for structural analysis and fluid dynamics, in computational chemistry and computational physics simulations and modeling, and industrial applications that run the gamut from oil and gas exploration to the design of high end golf equipment. For example, in the world of MCAE, Dale Layfield, engineer in Sun Microsystem’s ISV Engineering organization, points to the benefits realized by applying parallelization to NASTRAN, a venerable finite element analysis (FEA) program that has been around for about 40 years.

“NASTRAN is a highly compute and I/O intensive structural analysis program,” explains Layfield. “It lends itself well to being broken into smaller components and spreading those components across distributed computer clusters which substantially reduces throughput time. Distributed memory parallelism (DMP) helps eliminate the I/O bottleneck by dividing the analysis across a network of separate nodes. Multithreaded SMP (symmetric multiprocessing) allows you to make best use of the processing power within each node. SMP combined with DMP gives you the most bang for your buck.”

Like NASTRAN, many of the other complex applications designed to run on HPC systems rely on parallel programming methodologies to handle the increasing number of computationally intensive jobs involving massive amounts of data and memory.

As David Conover, Chief Technologist, Mechanical Products for ANSYS notes, “Among the major benefits of parallel programming are faster turnaround time and the ability to create higher fidelity simulations and modeling to solve engineering design challenges. Engineers applying finite element methods can create models with much higher spatial resolutions and more geometric detail. And they can build models that include entire assemblies, rather than just one small component. Then they can analyze the interactions between those components at a high level of detail. Because the users are able to perform more simultaneous tasks of increased complexity, the entire engineering process is far more productive. You just can’t achieve this level of functionality with applications that rely on sequential processes.”

By creating larger high fidelity models with greater geometric detail and subjecting them to detailed simulations of the physical forces that they will encounter in real life, engineers can reduce the need for expensive and time-consuming physical testing — the “build and break” approach. In addition, parallelization allows engineers to run more simulations in order to make design decisions earlier in the project lifecycle.

To achieve the speedup in applications performance, parallel programming uses threads that allow multiple operations to occur simultaneously. In an article in the May 20, 2009 HPCwire titled,“Parallel Programming: Some Fundamentals Concepts,” authors Shameen Akhter and Jason Roberts, both of Intel, commented, “The entire concept of parallel programming centers on the design, development and deployment of threads within an application and the coordination between threads and their respective operations.”

In short, parallel programming allows you to write scalable, flexible code that harnesses more HPC CPU resources and maximizes memory and I/O. It also allows users of the code — whether it’s you, a member of your organization’s engineering or scientific staff, or a customer – to solve problems that could not be solved using sequential programs, and solve them more quickly.

Parallel programming is not easy

However, as computer science professor Andrew S. Tanenbaum stated at the USENIX ’08 conference, “Sequential programming is really hard…the difficulty is that parallel programming is a step beyond that.”

Bronson Messer, a computational astrophysicist at Oak Ridge National Laboratory (ORNL), concurs. He points out that to do computing at the large scales he and his colleagues encounter daily, the application developer needs to understand the entire HPC ecosystem which includes multicore CPUs, high speed file and connective systems, and terabytes of memory that have to be swapped in and out at blinding speeds.

“Everything has to play together,” Messer says. “If there is a weak link at this scale, it will almost immediately be exposed. Your parallel code may run on a quad-core or eight-core system, but when you move up to thousands and tens of thousands of processors, your application may be dead in the water. Debugging code on this many processors is an unsolved problem.”

Messer also comments that building robustness and fault tolerance into the code is another major hurdle as the rate of data collection escalates. For example, the Sloan Digital Sky Survey telescope in Sun Spot, New Mexico is precisely mapping a swath of space some five billion light years in diameter, generating terabytes, even petabytes of data every night. And when CERN’s Large Hadron Collider finally comes on line, it will generate 700 megabytes of data every second.

These parallel programming speed bumps not only apply to code written for the huge supercomputers that are the workhorses of government labs and academia. Developers creating algorithms for the rapidly growing population of HPC grids, clusters and clouds that are infiltrating the enterprise are running into similar problems. And within industry the pressure is even more intense as companies seek to gain a competitive edge through the use of HPC.

When asked what he thought was the most difficult task facing developers working with this new programming paradigm, Scott J. Lasica, VP Technical Services Worldwide for HPC toolmaker Rogue Wave Software, was very clear. “Today’s developers need to learn to do multithreading, which, in my opinion, is one of the hardest — if not the hardest — task associated with software programming. Given the level of complexity we’re dealing with, it’s very easy to make mistakes and very hard to figure out where things went wrong.”

What’s a developer to do?

Lasica points out that fortunately there are a lot of tools available to help developers write multithreaded code in languages like C++ and Java — even Fortran. For example, a Java(TM) application can be dropped into an application server and the server will take care of the threading. Various new debugging tools also help ease the bumpy road to parallelization. But Lasica says that a thorough grounding in the intricacies of multithreading is essential for developers dealing with today’s complex distributed systems.

Reza Sadeghi, CTO of MSC Software agrees. And he also prescribes a major mind shift for today’s developers. “Developers tend to think serially, not in terms of what they can do with multiple CPUs,” he explains. “And even if they are thinking parallel, they are still in the realm of dual, quad or eight cores. But the new HPC systems are raising the bar to encompass hundreds and thousands of cores as well as multicore sub architectures. It’s a whole new way of building algorithms and solving complex loops. By adopting this different mindset, backed up by learning all you can about parallelism and multithreading, you can make optimum use of the many diagnostic tools that are now available and build successful HPC applications.”

Advanced programming models also help ease the developer’s path. Among the most popular are OpenMP for shared memory programming, and MPI (message passing interface) for distributed memory programming.

ORNL’s Messer adds that given the rapid pace of technology, it is important for developers to create algorithms that will scale far beyond their current systems. “If you know apriori that your algorithm won’t scale, you have an immediate problem,” he says. “With today’s multicore HPC systems, you are dealing with a deeper and more complicated memory hierarchy in addition to the problems inherent in multithreading. Despite advances in OS, compilers and programming models, you still may have to manage some of that hierarchy yourself. The results are worth it.”

Continuing education is key

Addison Snell, general manager of Tabor Research, comments that developers need to familiarize themselves with how to optimize software on multicore HPC systems. “I’m not sure the latest generation of software engineers has been trained to cope with advanced parallelism – there is a serious question of readiness in the software community,” he says.

It is certain that as the world of high performance computing heats up, and multicore, multithreaded systems move into the enterprise, those individuals who are familiar with parallel programming will command a favorable position in today’s rough and tumble job market. Application developers should be very familiar with the principles of parallel programming, including how to handle multithreading. They should also be acquainted with parallel tools, and be able to build thread-safe component interfaces. Also, both test engineers and field engineers should have parallel debugging skills and be familiar with parallel analysis and profiling tools.

In order to help developers and engineers meet the challenges posed by parallel programming, Sun Microsystems is offering a series of seminars called “An Introduction to Parallel Programming” discussing parallel programming as a fundamental of application development. Log on weekly to access each of these seven modules presented by mathematician and Sun senior staff engineer Ruud van der Pas. http://www.sun.com/solutions/hpc/development.jsp.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This