Welcome to Year 1 AP

By John West

June 23, 2009

On Wednesday at ISC’09 Thomas Sterling, the Arnaud & Edwards Professor of Computer Science at Louisiana State University and longtime HPC innovator, will give a keynote presentation looking back and what we’ve achieved in the past year, and what we are likely to see next as we cross into the petaflops era. We caught up with him before the session to talk about that keynote, and to get his sense for where our community’s next challenges will lie.

Thomas Sterling

HPCwire: Your keynote talk on Wednesday will both look back at the major accomplishments of reaching a petaflops of performance and a look forward to exaflops. The petaflops achievement was an important engineering accomplishment, but what does it mean for Joe the Plumber? Why should he care?

Thomas Sterling: We as a world society are bound by decisions and actions taken concerning the environment, energy, biomedical, agriculture, financial, and peace maintenance, as well as an economy driven in large part by innovation. Such decisions and opportunities must be founded in high confidence quantitative understanding of the choices and their consequences. HPC is emerging as the principal means of deriving such knowledge through simulation and data analysis.

Joe the Plumber need not worry about the subtle nuances of HPC systems in order to care that this dimension of social change succeeds. Each epoch of our field has seen new advances that have catalyzed myriad others, enabling industry advances and government policies to undertake the best course of action on behalf of all of us. Yet, critical challenges still remain to be resolved that demand orders of magnitude increase in affordable sustained performance.

Here in year 1 AP (After Petaflops), we mark both the accomplishment and the challenge to fulfill our obligation to Joe to serve as stewards of Earth’s limited resources while expanding our innate knowledge and capability for its people and future generations.

HPCwire: What are the major achievements of this past year in both hardware and software?

Sterling: The major accomplishments of the past year have been the learning curves in which the HPC community has been engaged in four areas: 1) programming multicore, 2) working at petaflops scale, 3) harnessing GPU accelerators, and 4) defining a path toward exascale system design and usage.

Multicore, arguably the most immediate of the challenges in an admittedly crowded space, is the target of commercial and academic research to provide effective programming methodologies. One or probably multiple solutions to this problem are required to sustain the anticipated exponential growth of observed user application performance with the increase in number of cores per socket driven by Moore’s Law. Intel’s TBB, Microsoft’s Concert, MIT’s Cilk, and our own (LSU’s) ParalleX are among the different implementation approaches being pursued.

With Roadrunner and Jaguar deployed, experience with petaflops scale platforms is accruing with all indications suggesting smooth transition in to the pan-petaflops performance regime, at least for a subset of real world applications.

CUDA and OpenCL are exemplars of distinct strategies needed to harness heterogeneous system architectures and exploit special purpose devices when and as appropriate. This is likely to be a major thrust area for next generation systems, and this year has seen much tool building and early user acceptance.

Within the US multiple Federal agencies have undertaken detailed studies of the design factors for exascale systems likely to be deployed by the end of the next decade, but potentially looking (and feeling) much different from today’s early petaflops machines. By the way, this is not a universally held view with many experts confident that incremental advances built on top of contemporary techniques will be adequate to expand system capability three orders of magnitude. DOE, after its sequence of three “town hall meetings,” is now undertaking a series of focused exascale workshops on application domains and systems issues. DOE’s Institute for Advanced Architecture and Algorithms (IAA) has a stated goal of engaging in pursuits towards realizing effective exascale performance. DARPA has sponsored three studies in exascale technology, software, and resilience performed by leaders in the field.

The NSF is sponsoring five universities (UIUC, UT-Austin, LSU, USC, and Un. of Delaware) to conduct a two-year exascale point design study for a first-look in-depth study of one possible system stack from programming models through runtime and OS, to system and core architectures. And the international community has undertaken IESP, the International exascale Software Project, to bring world-wide expertise to the very challenging prospect of programming and managing exascale systems through a future software stack.

HPCwire: Today’s exotically large systems are comprised of many technologies. We have multicore processors by the tens of thousands, and in some cases machines that lock together many different kinds of processors to reach high levels of performance. Do we know how to program these machines effectively enough to justify the expense of building them? Asked another way, is the skills vector of the HPC applications crowd and tools vendors pointing in the direction of increasingly efficacious use of these systems?

Sterling: Historically, this has always been a challenge. While HPL efficiencies have readily ranged from the 60 to 80 percentiles and more, real-world applications in many cases have exhibited single-digit efficiencies. User programming methodologies have required close attention to details of allocation and scheduling, with the mitigating value of libraries that have amortized the efforts of a few across the needs of the many, when appropriate.

The software has always lagged the hardware. With HPC in a phase change it is clear that software will be a combination of conventional methods forced in to increasingly ill-fitting roles, and possible new methods that either are crafted to reflect the high degree of multicore parallelism and heterogeneous structures or hide these low level details from the users, relying instead on advanced runtime systems. Curiously even when techniques have been available such as hierarchies of MPI with OpenMP combined with CUDA we don’t find wide usage, in part because of lack of portability.

A strong preference for a more unified model is demonstrated after the transient experimentation has damped out. PGAS languages like UPC, widely referred to, nonetheless outside of a narrow community have not developed a strong user code base, although it is a success in the service it has achieved. We have yet to fully understand the potential impact of the HPCS languages Chapel and X10. My concerns are the ability through programming, runtime, OS, and even architecture means to address the challenges of starvation, latency, overhead, and waiting for contention (SLOW), innate reliability in the presence of faults, and active power-aware management.

With the need for billion-way parallelism is less than ten years, I believe that a new model of computation will have to be devised and adopted to facilitate the co-design of all system layers, both hardware and software. This will require a new set of skills and tools including those that will permit seamless transition of legacy codes on new generation machines. But we have made this kind of transition before during past HPC phase changes. I am sanguine that we can do so again. With the encroachment of atomic granularity, Boltzmann’s constant, and the speed of light as we approach nano-scale technology, this may be the last time we will have to experience such a change. But history shows that any such pronouncement ultimately proves silly as disciplines so constrained ultimately jump S-curves to entirely new paradigms.

HPCwire: Should we abandon the building of very large machines today out of commodity components (cheap, but hard to manage and use) in favor of machines that are more suited to supercomputing tasks (expensive, but easier to manage and use)? If we should, could we conceivably do this, or has the ship sailed on the days of custom HPC?

Sterling: I expect that ultimately we will continue to build very large machines from commodity components, but they will not be based on today’s conventional parts.

The problems facing the HPC community — such as multicore, accelerators, power consumption, and reliability — are as important to the commercial markets (including embedded processors, mobile computing, the financial markets, search engines, etc.) as they are to us. They will demand architectures very different from current cores found in workstations, enterprise servers, clusters, and MPPs. It is likely that the HPC community will explore these issues first in most cases, and that trickle-bounce will migrate these technology solutions to the commercial manufacturers which, through economy of scale, will return them as commodity parts back to the HPC system vendors.

Again, this is not the mainstream view, but I expect processors to take two distinct forms: embedded memory processors (sometimes referred to as PIM) and streaming architectures with high density arithmetic unit arrays to address the disparate temporal locality properties exhibited by different parts of computations. Stanford’s Merrimac and UT-Austin’s TRIPS architectures are examples of such streaming processors. The USC DIVA architecture is one example of an embedded memory processor. These will greatly reduce the energy per operation and provide possible the best efficiencies of which the technologies are capable. So YES; we will use commodity components, but they won’t be descended from today’s commodity components.

HPCwire: Do the failure of SiCortex, SGI, Quadrics, and Woven in this quarter (!) tell us something about the fundamental nature of HPC and its customers, or is this just the confluence of brittle business models and a bad economy from which no broader lessons are to be learned?

Sterling: It’s important to define our meaning of the term “failure” in each case as they differ, and indeed are likely to be perceived differently between observers as well. The vast majority of system technology vendors have experienced measurable reduction in revenues, especially measured against engineering and marketing staff. Clearly, these companies shared the unfortunate experience of having not survived as independent viable businesses in a difficult financial market where cash reserves and market share were insufficient to ride out the prevailing conditions.

Quadrics suffered from an industry-wide shift in system area networking adopting de facto standards of Ethernet and InfiniBand; in some sense becoming obsolete. SGI has struggled for years offering unique technology, but with insufficient value-added to the broad high end market. I have long felt that if SGI had been more aggressive incorporating latency-hiding technology, as well as low overhead shared address space capability, that they could have delivered a truly remarkable system: a scalable shared memory multiple thread system in which user productivity would be greatly enhanced and user application execution less sensitive to locality. In a sense they did only half the job, requiring programmers explicitly manage data and control locality. As a consequence the relative advantage over the use of distributed memory systems was constrained. But the cost of design and manufacture was burdened with these additional technical challenges including scaling.

SiCortex was my biggest disappointment. Their product was well-engineered and moderately innovative, delivering a dense package with very low power and good performance to cost. They controlled their ASIC and network firmware which gave them and their partners surprising opportunities for future advances. They had multiple years of reasonable growth and had achieved that rare buzz in the community that most marketing departments crave but never attain. I fear that the HPC community overall has lost an opportunity here and that we may prove to be even more conservative in our future enterprises than we have been in the recent past.

But one struggles from this experience to learn from it. The market is largely on hold except for critical purchases. It is easy to defer procurements two or more quarters for replacement systems, especially when one is paying for peak capability rather than sustained capacity as is the case for some high-end HPC acquisitions. At the risk of over simplifying, there are two kinds of HPC products: 1) those that deliver conventional services and capability at best cost and power, and 2) those that offer unique capabilities through innovation that contribute to user opportunity and market demand. SGI and Quadrics both attempted to fall within the latter category. But the value added was not broadly sufficient to garner adequate market share. SiCortex fell in to the former category and was a victim of the difference not being big enough fast enough in a tough financial time. I’m still waiting to see what’s going to happen in this case.

HPCwire: When it comes to the exaflops machines of the next decade, can we continue on the current technology vector that gave us petaflops, or do we need to start over? If we do need to start over, will we?

Sterling: This is a controversial question with room for a broad array of opinions. Mine is not representative of the mainstream which anticipates a sequence of incremental steps culminating in a practical exascale capable system before the end of the next decade.

I have participated in multiple DOE exascale meetings, two DARPA exascale studies, the International Exascale Software Project (IESP), and the NSF sponsored Exascale Point Design Study. I have come to truly appreciate the hurdles with which exascale is confronted in power, reliability, scalability, and programmability, even if Moore’s Law delivers on 10 nanometer feature size towards the end of the next decade along with optical chip-to-chip communication.

As I have suggested above, the core architectures are going to have to change to address these problems. Much of the ever-popular speculative execution techniques will be greatly reduced or eliminated due to power concerns. Locality and communications management will also be different for the same reason along with reliability (which also impacts power). But in addition, two major system-wide changes will occur driven by programmability and efficiency issues: global address space and message-driven computation. Both concepts have a long tradition in the HPC research community, but have not migrated to commercial systems (CRI T3E is certainly an exception). We are seeing now strong interest in various global address schemes, but users still program on scalable systems primarily with distributed memory models. Various message-driven models including actors, dataflow, the J-machine, and active messages have been explored allowing new methods of managing parallelism, but they have not migrated to the mainstream except in very coarse grain methods like remote procedure calls for web services and grid-like applications.

Architecture support will be critical, as will dynamic runtime system support, to enable this new mechanism, and programming models and methods will have to make this capability available to users either explicitly (not preferred) or implicitly (may not be possible). One area where this will have a big impact is in the domain of dynamic graph applications for informatics problems, which are becoming of increasing interest. I am expecting we will see these mechanisms and strategies serve as the new foundation for future exascale systems driven by need and opportunity.

—–

Dr. Thomas Sterling is a Professor of Computer Science at Louisiana State University, a Faculty Associate at California Institute of Technology, and a Distinguished Visiting Scientist at Oak Ridge National Laboratory. He received his Ph.D as a Hertz Fellow from MIT in 1984. He is probably best known as the father of Beowulf clusters and for his research on petaflops computing architecture. Professor Sterling is the co-author of six books and holds six patents. He was awarded the Gordon Bell Prize with collaborators in 1997.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Helps ROSIE Bioscience Gateway Expand its Impact

April 26, 2017

Biomolecule structure prediction has long been challenging not least because the relevant software and workflows often require high end HPC systems that many bioscience researchers lack easy access to. Read more…

By John Russell

Messina Update: The U.S. Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

IBM, Nvidia, Stone Ridge Claim Gas & Oil Simulation Record

April 25, 2017

IBM, Nvidia, and Stone Ridge Technology today reported setting the performance record for a “billion cell” oil and gas reservoir simulation. Read more…

By John Russell

ASC17 Makes Splash at Wuxi Supercomputing Center

April 24, 2017

A record-breaking twenty student teams plus scores of company representatives, media professionals, staff and student volunteers transformed a formerly empty hall inside the Wuxi Supercomputing Center into a bustling hub of HPC activity, kicking off day one of 2017 Asia Student Supercomputer Challenge (ASC17). Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Remote Visualization Optimizing Life Sciences Operations and Care Delivery

As patients continually demand a better quality of care and increasingly complex workloads challenge healthcare organizations to innovate, investing in the right technologies is key to ensuring growth and success. Read more…

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of a new generation of chips designed specifically for deep learning workloads. Read more…

By Alex Woodie

Musk’s Latest Startup Eyes Brain-Computer Links

April 21, 2017

Elon Musk, the auto and space entrepreneur and severe critic of artificial intelligence, is forming a new venture that reportedly will seek to develop an interface between the human brain and computers. Read more…

By George Leopold

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

NERSC Cori Shows the World How Many-Cores for the Masses Works

April 21, 2017

As its mission, the high performance computing center for the U.S. Department of Energy Office of Science, NERSC (the National Energy Research Supercomputer Center), supports a broad spectrum of forefront scientific research across diverse areas that includes climate, material science, chemistry, fusion energy, high-energy physics and many others. Read more…

By Rob Farber

Messina Update: The U.S. Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

ASC17 Makes Splash at Wuxi Supercomputing Center

April 24, 2017

A record-breaking twenty student teams plus scores of company representatives, media professionals, staff and student volunteers transformed a formerly empty hall inside the Wuxi Supercomputing Center into a bustling hub of HPC activity, kicking off day one of 2017 Asia Student Supercomputer Challenge (ASC17). Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of a new generation of chips designed specifically for deep learning workloads. Read more…

By Alex Woodie

NERSC Cori Shows the World How Many-Cores for the Masses Works

April 21, 2017

As its mission, the high performance computing center for the U.S. Department of Energy Office of Science, NERSC (the National Energy Research Supercomputer Center), supports a broad spectrum of forefront scientific research across diverse areas that includes climate, material science, chemistry, fusion energy, high-energy physics and many others. Read more…

By Rob Farber

Hyperion (IDC) Paints a Bullish Picture of HPC Future

April 20, 2017

Hyperion Research – formerly IDC’s HPC group – yesterday painted a fascinating and complicated portrait of the HPC community’s health and prospects at the HPC User Forum held in Albuquerque, NM. HPC sales are up and growing ($22 billion, all HPC segments, 2016). Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

CERN openlab Explores New CPU/FPGA Processing Solutions

April 14, 2017

Through a CERN openlab project known as the ‘High-Throughput Computing Collaboration,’ researchers are investigating the use of various Intel technologies in data filtering and data acquisition systems. Read more…

By Linda Barney

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference phase of neural networks (NN). Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Leading Solution Providers

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This