Beyond Speeds and Feeds

By By Geoffrey James

July 13, 2009

High Performance Computing (HPC) was once limited to a select group of laboratories where scientists or engineers solved complex problems on huge mainframe “supercomputers” that cost millions of dollars to buy and maintain. Today the drop in the price of computer power has combined with new architectures for clustering to bring HPC to a wide range of applications inside a growing number of industries at a reasonable price.

“Computer power is the raw fuel for business innovation,” explains Dr. Jeff Layton, enterprise technologist for HPC at Dell Inc. “Making HPC available to a wider range of customers, and making it more cost-effective, will have a long-term effect, not just on productivity but also on the ability of companies to thrive, not only during difficult economic times but also for many years to come.”

Along with this democratization of HPC has come a growing understanding, among pundits and executives alike, that the traditional way of measuring HPC—the raw performance of a single CPU—seems out of date. As the computer industry leaps to more-complex computing environments, it has become clear that HPC performance must be redefined in order to encapsulate the wider business case, according to Scot Schultz, AMD’s senior strategic alliance manager for HPC.

“What’s important is not how fast the CPU can run a test suite but how effectively it can solve a real-life problem,” Schultz says.

Productivity Now Trumps Raw Performance
More and more analysts, OEMs and IT executives have come to understand that raw performance is less important than how the underlying architecture makes end users more productive. “The performance that’s actually delivered to end users is highly dependent on the chip architecture and how well the software can take advantage of it,” explains Layton.

IT managers who make HPC buying decisions based purely on those obsolete measurements risk getting less bang for their buck, according to John Spooner, an analyst at the market research firm Technology Business Research (TBR). “There are always going to be customers who want all-out performance and don’t care about anything else,” he admits, “but many companies are now embracing the idea that the greatest business value comes not from raw performance but from getting the maximum performance for your overall IT dollar.”

Companies that adopt HPC are typically less interested in “speed and feeds” than in creating a long-term competitive advantage. A case in point is the sport department of Ferrari, one of the first companies to test Microsoft’s Windows HPC Server 2008.

“Ferrari is always looking for the most-advanced technological solutions, and the same goes for software and engineering,” says Piergiorgio Grossi, head of information systems at Ferrari. Like many other companies embracing HPC today, Ferrari is using it widely across the corporation—“for our users, engineers and administrators,” Grossi says.

Companies need to be thinking about productivity as a performance measurement, according to Vince Mendillo, director of marketing for the HPC business group at Microsoft. “HPC is expanding into vertical markets, ranging from engineering to aerospace to energy and many other industries,” he explains. “Ultimately, HPC is about helping customers get the job done.”

Measuring Productivity
HPC has traditionally been measured in terms of the raw computing power of a single core on a single CPU. Using that primitive metric, the battle for “market leadership” has been primarily between the two leading CPU firms: AMD and Intel, according to Rob Enderle of the Enderle Group. “For decades, these two companies have traded positions as the ‘industry leader’ when it comes to raw performance figures,” he says.

It’s a contest that’s likely to continue for the foreseeable future, according to Ken Cayton, research manager for enterprise platforms at the market research firm IDC. “Both companies are constantly moving forward, so one would expect to see the same kind of leapfrog behavior we’ve seen so frequently in the past,” he says.

However, IT executives need to be aware that the traditional “speeds and feeds” measurement is largely irrelevant in a world in which HPC takes place on CPU chips that contain multiple cores, which are, in turn, harnessed into clusters. In a multiprocessing environment, other metrics such as power efficiency start becoming more important, according to TBR’s Spooner. “Because energy costs are such a big proportion of the expense of running a large data center, businesses now want to maximize the amount of work they get done for each unit of electricity they pay for,” he explains.

Indeed, some companies are finding that the hard limitation of their HPC computing isn’t raw performance but the amount of electricity they can get piped into their data center. Cayton relates an experience he recently had with a Manhattan firm that is doing financial analysis but has only a limited amount of power coming into the building. “It therefore is more concerned with how effectively its HPC system uses power than it is about how quickly one element of the system can perform calculations,” Cayton explains.

Architecture and Performance
With multiprocessing and clustering, the speed of an individual core is often far less important than the ability to move data around between the various chips, explains Jordan Selburn, principal analyst at the market research firm iSuppli.

“In a lot of areas and applications, raw horsepower isn’t a significant factor, because other standards drive the degree of speed needed and anything excess is just that: excess,” Selburn explains. “The key in HPC applications is how efficiently you can perform the needed function.”

And that efficiency is intimately tied to the underlying architecture of the CPU chip, according to Einar Rustad, vice president of business development at Numascale, a company that makes chip sets that link multiple CPUs into HPC clusters. “The challenge with multiprocessing is keeping everything in sync, which means that each CPU must have swift access to the data that’s been processed by the other CPUs,” he explains.

To accomplish this, the cluster must be able to move data around quickly, something the HyperTransport™ architecture that AMD uses makes relatively easy. “With other chip architectures, you have to move data around by using the front-side bus, which is not only ungainly from an electronics viewpoint but also incurs a lot of overhead and prevents a true shared memory architecture with cache coherence,” says Rustad. “AMD’s HyperTransport technology, by contrast, makes it easier to connect CPUs together in a way that enables programmers to address the combined memory space and to benefit from the aggregated memory bandwidth.”

One benefit of directly connecting the chips is a potential decrease in data latency, which means that each CPU in the cluster will spend less time idling and more time actually processing data, according to Gilad Shainer, director of technical marketing for Mellanox Technologies, a leading supplier of semiconductor-based server and storage interconnect products.

“AMD has a good vision of how HPC should be handled,” Shainer says. “Its technological architecture provides value for many applications and end users, which is why we’re happy to collaborate with it to build the kind of balanced systems that companies want to buy.”

Real-Life Productivity
A chip architecture that handles data more efficiently can also make life easier for HPC programmers—an important issue in IT groups that may have limited access to top programming talent.

“One of the big limitations in HPC is adapting programs to run in parallel,” says Dell’s Layton. “The computer industry has been struggling for years with limitations on memory bandwidth per core, but that’s finally beginning to ease up, largely as the result of improvements in basic CPU architecture.”

Because programming for HPC is becoming easier, it’s beginning to show up in more industries and application areas. And that, in turn, has further lessened the importance of raw computing power as the primary HPC benchmark, because every industry has different requirements when it comes to the type of computing power that’s applicable to that industry. For example, financial HPC applications make extensive use of floating point, an area in which AMD’s architecture has a “slight edge” over other architectures, according to Christian Heidarson, an analyst at the market research firm Gartner.

HPC-friendly chip architecture can also make a future upgrade path easier. “Because HPC applications tend to be complex, companies are leery of pulling out their current systems and replacing them with new ones,” explains Layton, who notes that AMD has been designing CPU architectures that are socket-compatible, making it possible to upgrade a system without reloading and reconfiguring the software. The only change to the system that’s required is a BIOS upgrade, which takes a few minutes as opposed to the hours or days it might take to completely reconstruct a clustered system. “This makes it possible for a company to upgrade while limiting the downtime and cost risks inherent in re-creating and reinitializing the entire cluster,” says Layton.

In short, the raw performance of a single CPU may not be the best measurement of HPC. Rather, a metric such as the total cost of ownership (TCO) can provide a better baseline by which to judge systems and their underlying chip architecture.

“It’s a big change from the way people are used to thinking about HPC,” says AMD’s Schultz. “However, focusing on productivity means that companies can purchase their computer power more wisely and get the most benefit from their IT dollars.

For more on HPC solutions based on AMD Opteron™ processors go to www.amd.com/istanbulsolutions.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

US Exascale Computing Update with Paul Messina

December 8, 2016

Around the world, efforts are ramping up to cross the next major computing threshold with machines that are 50-100x more performant than today’s fastest number crunchers.  Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 8, 2016)

December 8, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

Qualcomm Targets Intel Datacenter Dominance with 10nm ARM-based Server Chip

December 8, 2016

Claiming no less than a reshaping of the future of Intel-dominated datacenter computing, Qualcomm Technologies, the market leader in smartphone chips, announced the forthcoming availability of what it says is the world’s first 10nm processor for servers, based on ARM Holding’s chip designs. Read more…

By Doug Black

Which Schools Produce the Top Coders in the World?

December 8, 2016

Ever wonder which universities worldwide produce the best coders? The answers may surprise you, at least as judged by the results of a competition posted yesterday on the HackerRank blog. Read more…

By John Russell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

DDN Enables 50TB/Day Trans-Pacific Data Transfer for Yahoo Japan

December 6, 2016

Transferring data from one data center to another in search of lower regional energy costs isn’t a new concept, but Yahoo Japan is putting the idea into transcontinental effect with a system that transfers 50TB of data a day from Japan to the U.S., where electricity costs a quarter of the rates in Japan. Read more…

By Doug Black

Infographic Highlights Career of Admiral Grace Murray Hopper

December 5, 2016

Dr. Grace Murray Hopper (December 9, 1906 – January 1, 1992) was an early pioneer of computer science and one of the most famous women achievers in a field dominated by men. Read more…

By Staff

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

US Exascale Computing Update with Paul Messina

December 8, 2016

Around the world, efforts are ramping up to cross the next major computing threshold with machines that are 50-100x more performant than today’s fastest number crunchers.  Read more…

By Tiffany Trader

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

Leading Solution Providers

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This