Chipmakers Keep Pouring on the Cores

By Michael Feldman

August 27, 2009

The latest and greatest chippery was on exhibit earlier this week at the Hot Chips conference, an IEEE-sponsored event that encourages microprocessor vendors to talk about their next generation silicon. The emphasis is on high performance chips, so a lot of the products and technology presented at the conference eventually end up in the hands of supercomputing users. While I didn’t attend the event myself — my wife discourages me from going to any out-of-town conferences with the word “hot” in them — I did make a point of following the proceedings from afar.

The star of the show this year was the upcoming Power7 processor being developed by IBM. This is the chip that will be powering NCSA’s “Blue Water” supercomputer, a 10-petaflop machine slated for deployment in 2011. Blue Waters will be the first production deployment of IBM PERCS, a set of technologies that is being partially funded by DARPA under its High Productivity Computing Systems (HPCS) program. For more pedestrian uses, the Power7 will also be used in IBM’s Power 5xx server line. The new chips should show up in IBM gear sometime in 2010.

The 45nm Power7 will come in four-, six-, and eight-core variants, and can execute up to four threads per core. Two dual-channel DDR3 memory controllers are integrated onto the chip, delivering an impressive 100GB/sec of memory bandwidth. IBM is claiming the chip’s raw performance is on the order of two to four times that of the Power6, but will consume about the same amount of power. No one is talking specifics in regard to clock speeds yet, but the first crop of Power7 processors will almost certainly have slower clocks than the current top-of-the-line 5.0GHz Power6 parts.

Besides increased core and thread count, probably the biggest new feature of the Power7 is the use of embedded DRAM (eDRAM) for on-chip L3 cache. This is the same technology that has been incorporated into IBM’s Blue Gene PowerPC ASICs for years in both Blue Gene/L and Blue Gene/P. Since eDRAM requires just one transistor per device, as opposed to six transistors for static RAM (SRAM), eDRAM takes up only a third as much space. Plus it draws only a fifth of the power of SRAM.

The result is that more L3 cache can be placed on-chip in order to help minimize main memory accesses — an increasingly important feature as core counts rise. In the case of the Power7, the designers opted for 32 MB of L3. For comparison, Intel’s upcoming 8-core Nehalem EX chip has 24 MB of L3, while AMD’s 12-core Magny-Cours chip will use just 12 MB.

Speaking of which, AMD supplied some additional details about its upcoming Magny-Cours Opteron silicon at the Hot Chips event. Apparently the CPU will be constructed from two six-core chip modules, mirroring Intel’s initial approach to its first quad-core Xeons (that AMD was so critical of at the time). Compared to the current generation six-core Istanbul chips, Magny-Cours will have lower clock frequencies in order to keep within the same power and thermal envelope.

To help keep all 12 cores fed with data, the new design incorporates four HyperTransport links (compared to three in Istanbul) and a quad-channel DDR3 memory controller (compared to a two-channel DDR2 controller in Istanbul). AMD is planning to release the dozen-core wonder in Q1 2010. Presumably they’ll start showing up in supercomputers in the same timeframe or shortly thereafter.

Not to be out-cored, Sun Microsystems was talking up its 16-core “Rainbow Falls” processor, the company’s third-generation UltraSPARC T series (Niagara) chip. Sun says this latest version will run up to 128 total threads simultaneously. Compared to other server microprocessor designs, Rainbow Falls is a bit unconventional. For example, the Sun engineers have banished L3 cache. Instead the CPU relies on 16 banks of L2 cache plus four “coherency units” that are used to help optimize data synchronization between main memory and cache.

Since Rainbow Falls follows the Niagara lineage, presumably it will be targeted to high-throughput datacenter workloads, such as Web serving, rather than technical computing. Although the floating point unit has been pumped up, it was Sun’s ill-fated “Rock” processor that probably had the best shot at supercomputing stardom. According to many reports, the company has pulled the plug on the Rock effort, leaving it without a high-end chip for scientific applications. To be sure, there’s even a question whether Rainbow Falls will see service, given the pending Oracle acquisition of Sun and its uncertain support of Sun’s hardware business. Nevertheless, the new chip is currently slated for its debut in 2010.

So with cores multiplying like rabbits on CPUs, what do we need GPUs for? At this year’s Hot Chips event, the GPU contingent was relatively silent. No new graphics processors were presented, although NVIDIA CEO Jen-Hsun Huang did manage to rain on the CPU parade a little bit by drawing attention to the disparity between performance gains between the two major processor architectures. Huang predicted that over the next six years GPU compute power will increase by a factor of 570, while CPU architectures will only increase by a power of three. That seems like an awfully optimistic scenario for GPUs, and a rather pessimistic one for CPUs. In fact, in six years there may not even be a strict delineation between GPUs and CPUs. I guess we’ll just have to wait for Hot Chips 2015 to see if anything we thought in 2009 was even remotely accurate.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This