Chipmakers Keep Pouring on the Cores

By Michael Feldman

August 27, 2009

The latest and greatest chippery was on exhibit earlier this week at the Hot Chips conference, an IEEE-sponsored event that encourages microprocessor vendors to talk about their next generation silicon. The emphasis is on high performance chips, so a lot of the products and technology presented at the conference eventually end up in the hands of supercomputing users. While I didn’t attend the event myself — my wife discourages me from going to any out-of-town conferences with the word “hot” in them — I did make a point of following the proceedings from afar.

The star of the show this year was the upcoming Power7 processor being developed by IBM. This is the chip that will be powering NCSA’s “Blue Water” supercomputer, a 10-petaflop machine slated for deployment in 2011. Blue Waters will be the first production deployment of IBM PERCS, a set of technologies that is being partially funded by DARPA under its High Productivity Computing Systems (HPCS) program. For more pedestrian uses, the Power7 will also be used in IBM’s Power 5xx server line. The new chips should show up in IBM gear sometime in 2010.

The 45nm Power7 will come in four-, six-, and eight-core variants, and can execute up to four threads per core. Two dual-channel DDR3 memory controllers are integrated onto the chip, delivering an impressive 100GB/sec of memory bandwidth. IBM is claiming the chip’s raw performance is on the order of two to four times that of the Power6, but will consume about the same amount of power. No one is talking specifics in regard to clock speeds yet, but the first crop of Power7 processors will almost certainly have slower clocks than the current top-of-the-line 5.0GHz Power6 parts.

Besides increased core and thread count, probably the biggest new feature of the Power7 is the use of embedded DRAM (eDRAM) for on-chip L3 cache. This is the same technology that has been incorporated into IBM’s Blue Gene PowerPC ASICs for years in both Blue Gene/L and Blue Gene/P. Since eDRAM requires just one transistor per device, as opposed to six transistors for static RAM (SRAM), eDRAM takes up only a third as much space. Plus it draws only a fifth of the power of SRAM.

The result is that more L3 cache can be placed on-chip in order to help minimize main memory accesses — an increasingly important feature as core counts rise. In the case of the Power7, the designers opted for 32 MB of L3. For comparison, Intel’s upcoming 8-core Nehalem EX chip has 24 MB of L3, while AMD’s 12-core Magny-Cours chip will use just 12 MB.

Speaking of which, AMD supplied some additional details about its upcoming Magny-Cours Opteron silicon at the Hot Chips event. Apparently the CPU will be constructed from two six-core chip modules, mirroring Intel’s initial approach to its first quad-core Xeons (that AMD was so critical of at the time). Compared to the current generation six-core Istanbul chips, Magny-Cours will have lower clock frequencies in order to keep within the same power and thermal envelope.

To help keep all 12 cores fed with data, the new design incorporates four HyperTransport links (compared to three in Istanbul) and a quad-channel DDR3 memory controller (compared to a two-channel DDR2 controller in Istanbul). AMD is planning to release the dozen-core wonder in Q1 2010. Presumably they’ll start showing up in supercomputers in the same timeframe or shortly thereafter.

Not to be out-cored, Sun Microsystems was talking up its 16-core “Rainbow Falls” processor, the company’s third-generation UltraSPARC T series (Niagara) chip. Sun says this latest version will run up to 128 total threads simultaneously. Compared to other server microprocessor designs, Rainbow Falls is a bit unconventional. For example, the Sun engineers have banished L3 cache. Instead the CPU relies on 16 banks of L2 cache plus four “coherency units” that are used to help optimize data synchronization between main memory and cache.

Since Rainbow Falls follows the Niagara lineage, presumably it will be targeted to high-throughput datacenter workloads, such as Web serving, rather than technical computing. Although the floating point unit has been pumped up, it was Sun’s ill-fated “Rock” processor that probably had the best shot at supercomputing stardom. According to many reports, the company has pulled the plug on the Rock effort, leaving it without a high-end chip for scientific applications. To be sure, there’s even a question whether Rainbow Falls will see service, given the pending Oracle acquisition of Sun and its uncertain support of Sun’s hardware business. Nevertheless, the new chip is currently slated for its debut in 2010.

So with cores multiplying like rabbits on CPUs, what do we need GPUs for? At this year’s Hot Chips event, the GPU contingent was relatively silent. No new graphics processors were presented, although NVIDIA CEO Jen-Hsun Huang did manage to rain on the CPU parade a little bit by drawing attention to the disparity between performance gains between the two major processor architectures. Huang predicted that over the next six years GPU compute power will increase by a factor of 570, while CPU architectures will only increase by a power of three. That seems like an awfully optimistic scenario for GPUs, and a rather pessimistic one for CPUs. In fact, in six years there may not even be a strict delineation between GPUs and CPUs. I guess we’ll just have to wait for Hot Chips 2015 to see if anything we thought in 2009 was even remotely accurate.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

“Lunch & Learn” to Explore the Growing Applications of Genomic Analytics

In the digital age of medicine, healthcare providers are rapidly transforming their approach to patient care. Traditional technologies are no longer sufficient to process vast quantities of medical data (including patient histories, treatment plans, diagnostic reports, and more), challenging organizations to invest in a new style of IT to enable faster and higher-quality care. Read more…

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan and will begin operation in fiscal 2018 (starts in April). A Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This