Arista Finds Niche in High Frequency Trading

By Michael Feldman

September 14, 2009

If you’ve been following the news lately, algorithmic trading, also known as high frequency trading (HFT), has been getting a lot of attention. In a nutshell, high frequency trading uses supercomputing technology to make money from short-term fluctuations in market demand. This is accomplished by aggregating tiny profits over large numbers of transactions. The key to the application model is to find small discrepancies in the buy-sell spread and execute the trade before slower computers can do so.

Not all of the attention has been flattering. By outmaneuvering long-term investors that trade via desktop computers, it is claimed that HFT’ers, unfairly squeeze profits from them. Along the same lines, high frequency trading is thought to overload the market with speculation, and in doing so, increase its volatility.

But whatever the objections, algorithmic trading is big business. No one really knows exactly how much money is being generated, but Larry Tabb of the Tabb Group estimates the take at $8 billion per year. That kind of money is bound to attract a lot of innovation. Investment banks such as Goldman Sachs and hedge fund firms like Citadel Investment Group and Renaissance Technologies generate large chunks of their revenue from this form of electronic trading and are presumed to have invested heavily in HFT infrastructure.

The network vendors are certainly benefitting from this bonanza, including newcomer Arista Networks. As an Ethernet switch vendor Arista has positioned itself as a provider of cloud computing network gear.  The company is looking to ride the 10 GigE deployment wave, as the technology becomes mainstream over the next few years. But today, fully 30 percent of Arista’s revenue is being generated in the financial services space, with hedge funds the largest segment. Almost all of this is focused on HFT-type deployments.

As it turns out, Arista Ethernet switches are a good fit for this application segment for a number of reasons, the primary one being the low latency nature of the company’s hardware. High frequency trading needs to react as quickly as possible to market data, so minimizing latency has become an obsession. For the entire trading pipeline, best-case latencies (which encompass the market data feed, the ticker plant, the messaging platform, and the server that executes the trade) are in the 25 to 50 microsecond range. As processors become faster and the application software becomes more refined, end-to-end latency is expected to drop below 25 microseconds over the next year.

But those numbers don’t include the network switch in the middle. A typical high-end Ethernet switch adds another 5 to 10 microseconds, which significantly bumps up total latency.

On Monday, at the High Performance Computing on Wall Street conference in New York, Arista Founder and Chief Development Officer Andy Bechtolsheim is scheduled to talk about some of the trends in networking that are shaping how the financial crowd is attacking the latency issue. No doubt, he will highlight his company’s own 10 GbE cut-through switches, which are specifically designed to minimize latency.

In a recent conversation with HPCwire, Bechtolsheim said Arista’s 7100 series switches can deliver a packet with a port-to-port latency of less than a microsecond. Compared to the aggregate latency in the rest of the data pipeline, this is almost negligible. Even the latest Nexus 5000, Cisco’s unified fabric switches, deliver latencies in the range of 3 to 5 microseconds, while the Nexus 7000 and massive installed base of Catalyst products typically add over 20 microseconds to each network hop.

Bechtolsheim thinks the need for fast execution in these trading applications is making adoption of ultra low latency Ethernet switches a “no-brainer.” The overarching goal is to essentially remove the switch from the equation so that HFT system architects can concentrate on decreasing latency on the application side (ticker plant, messaging platform, and trading server) by optimizing the software and upgrading the hardware with the latest CPUs, FPGAs, or whatever.

With all this talk of low latency, you would think InfiniBand would be getting a lot more attention in HFT. Mellanox, after all, advertises 200 nanosecond latencies in its current generation QDR technology. And just recently Voltaire, which employs Mellanox silicon in its InfiniBand switches, announced it had teamed with NYSE Technologies to offer an InfiniBand-based market data system that promises 10 microsecond latency, with a throughput of more than a million messages per second.

But according to Bechtolsheim, for these data feed applications, InfiniBand is not really a good fit. In general, Bechtolsheim has been a proponent of InfiniBand switching in HPC, especially in his role at Sun Microsystems. But in this area, he says, the problem is that market data feeds are arriving in GigE or 10 GigE pipes. So not only is QDR (40 Gbps, 32 Gbps net) InfiniBand throughput overkill, but the non-native protocol is problematic. “By the time you convert from InfiniBand to Ethernet, ” said Bechtolsheim, “you’re already 10 microseconds behind.”

For this class of applications, the InfiniBand effort has focused on tuning the device drivers to increase performance, and in Voltaire’s case, adding proprietary messaging software to accelerate application performance. Bechtolsheim contends the InfiniBand contingent hasn’t been able to get much of an edge compared to 10 GigE switching. To date there are no field deployments of InfiniBand-based HFT — at least none that have been publicly announced.

Besides latency and Ethernet compatibility, the other big requirement for these financial apps is reliability. “Robustness is paramount, since if the network goes down, things can get very expensive very fast,” observed Bechtolsheim. Here Arista points to its EOS (Extensible Operating System) software, which contains self-healing functionality in order to keep the switch running. Bechtolsheim said it has performed essentially flawlessly and is one of the reasons they’ve been able to get traction in these kinds of accounts.

Arista is partnering with many of the vendors selling servers, host adapters, and message platforms appliances, into the HFT market. Message platform partners include Solace Systems, Tervela, TIBCO Software and Exegy, among others, while NIC partners include Broadcom, Chelsio, Intel, Neterion, Mellanox, and QLogic.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign European computing: its first European factory, housed in the C Read more…

Hyperion Study Tracks Rise and Impact of Linux Supercomputers

May 17, 2022

That supercomputers produce impactful, lasting value is a basic tenet among the HPC community. To make the point more formally, Hyperion Research has issued a new report, The Economic and Societal Benefits of Linux Super Read more…

ECP Director Doug Kothe Named ORNL Associate Laboratory Director

May 16, 2022

The Department of Energy's Oak Ridge National Laboratory (ORNL) has selected Doug Kothe to be the next Associate Laboratory Director for its Computing and Computational Sciences Directorate (CCSD), HPCwire has learned. K Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Person to Watch. In this exclusive Q&A, Culhane covers her Read more…

AWS Solution Channel

shutterstock 1103121086

Encoding workflow dependencies in AWS Batch

Most users of HPC or Batch systems need to analyze data with multiple operations to get meaningful results. That’s really driven by the nature of scientific research or engineering processes – it’s rare that a single task generates the insight you need. Read more…

Argonne Supercomputer Advances Energy Storage Research

May 13, 2022

The lack of large-scale energy storage bottlenecks many sources of renewable energy, such as sunlight-reliant solar power and unpredictable wind power. Researchers from Lawrence Livermore National Laboratory (LLNL) are w Read more…

HPE Announces New HPC Factory in Czech Republic

May 18, 2022

A week ahead of ISC High Performance 2022 (set to be held in Hamburg, Germany), supercomputing heavyweight HPE has announced a major investment in sovereign Eur Read more…

Google Cloud’s New TPU v4 ML Hub Packs 9 Exaflops of AI

May 16, 2022

Almost exactly a year ago, Google launched its Tensor Processing Unit (TPU) v4 chips at Google I/O 2021, promising twice the performance compared to the TPU v3. At the time, Google CEO Sundar Pichai said that Google’s datacenters would “soon have dozens of TPU v4 Pods, many of which will be... Read more…

Q&A with Candace Culhane, SC22 General Chair and an HPCwire Person to Watch in 2022

May 14, 2022

HPCwire is pleased to present our interview with SC22 General Chair Candace Culhane, program/project director at Los Alamos National Lab and an HPCwire 2022 Per Read more…

Supercomputing an Image of Our Galaxy’s Supermassive Black Hole

May 13, 2022

A supermassive black hole called Sagittarius A* (yes, the asterisk is part of it!) sits at the center of the Milky Way. Now, for the first time, we can see it. Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Intel Extends IPU Roadmap Through 2026

May 10, 2022

Intel is extending its roadmap for infrastructure processors through 2026, the company said at its Vision conference being held in Grapevine, Texas. The company's IPUs (infrastructure processing units) are megachips that are designed to improve datacenter efficiency by offloading functions such as networking control, storage management and security that were traditionally... Read more…

Exascale Watch: Aurora Installation Underway, Now Open for Reservations

May 10, 2022

Installation has begun on the Aurora supercomputer, Rick Stevens (associate director of Argonne National Laboratory) revealed today during the Intel Vision event keynote taking place in Dallas, Texas, and online. Joining Intel exec Raja Koduri on stage, Stevens confirmed that the Aurora build is underway – a major development for a system that is projected to deliver more... Read more…

Intel’s Habana Labs Unveils Gaudi2, Greco AI Processors

May 10, 2022

At the hybrid Intel Vision event today, Intel’s Habana Labs team launched two major new products: Gaudi2, the second generation of the Gaudi deep learning training processor; and Greco, the successor to the Goya deep learning inference processor. Intel says that the processors offer significant speedups relative to their predecessors and the... Read more…

Nvidia R&D Chief on How AI is Improving Chip Design

April 18, 2022

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Royalty-free stock illustration ID: 1919750255

Intel Says UCIe to Outpace PCIe in Speed Race

May 11, 2022

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

Facebook Parent Meta’s New AI Supercomputer Will Be ‘World’s Fastest’

January 24, 2022

Fresh off its rebrand last October, Meta (née Facebook) is putting muscle behind its vision of a metaversal future with a massive new AI supercomputer called the AI Research SuperCluster (RSC). Meta says that RSC will be used to help build new AI models, develop augmented reality tools, seamlessly analyze multimedia data and more. The supercomputer’s... Read more…

AMD/Xilinx Takes Aim at Nvidia with Improved VCK5000 Inferencing Card

March 8, 2022

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

In Partnership with IBM, Canada to Get Its First Universal Quantum Computer

February 3, 2022

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Supercomputer Simulations Show How Paxlovid, Pfizer’s Covid Antiviral, Works

February 3, 2022

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips

March 22, 2022

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum’s Path to 1 Million Qubits

April 21, 2022

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

Leading Solution Providers

Contributors

Nvidia Dominates MLPerf Inference, Qualcomm also Shines, Where’s Everybody Else?

April 6, 2022

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

D-Wave to Go Public with SPAC Deal; Expects ~$1.6B Market Valuation

February 8, 2022

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel Announces Falcon Shores CPU-GPU Combo Architecture for 2024

February 18, 2022

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

Industry Consortium Forms to Drive UCIe Chiplet Interconnect Standard

March 2, 2022

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Nvidia Acquires Software-Defined Storage Provider Excelero

March 7, 2022

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

India Launches Petascale ‘PARAM Ganga’ Supercomputer

March 8, 2022

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire