The Shape of Chips to Come

By Michael Feldman

September 24, 2009

In information technology, there’s really no such thing as a product unveiling anymore. Preparing the market for new hardware or software starts way before the products are rolled out. It’s a drawn-out process that begins with PowerPoint presentations and continues up to the point of commercial release. I call this process “unveilation” (literally, the process of unveiling). It can take years, and often does. I’m not saying this is a bad thing. Given the complexity of technology, it’s almost a necessity.

Nowhere was the process more evident than at this week’s Intel Developer Forum (IDF) in San Francisco, where company execs extolled the virtues of chips yet born. There they talked up a number of Intel’s upcoming microprocessors, all in various stages of unveilation. Of particular interest to the HPC crowd was the first demo of the GPU-ish Larrabee chip, an update on Nehalem-EX, a refinement of the Westmere roadmap, and the invention of ultra-low-power Xeons for a new “microserver” category.

First up is Larrabee, a chip that is in the midst of an extended unveilation. After first floating the idea of a high performance CPU-GPU hybrid chip back in 2007, Intel finally gave Larrabee followers their first demo of the silicon in action. Although Intel insists that the initial product line is strictly geared for traditional graphics and visualization apps, I’m convinced that later versions, or derivatives thereof, are being groomed for general-purpose HPC. The first products are expected to hit the streets sometime next year.

I’ve embedded the Larrabee demo below, showing how the chip manages a real-time ray-tracing application.

 

Almost at the end of its unveilation is Nehalem-EX, the Xeon that will go into servers with four, eight, or more sockets. It’s really the first time Intel will have a competitive multi-socket (i.e., more than two sockets) offering for x86 servers. Nehalem-EX will support a number of RAS features, including Machine Check Architecture (MCA) recovery, which allows the CPU to right itself after encountering certain kinds of system errors. The chip is expected to go into production later this year.

Speaking about Nehalem-EX, Sean Maloney, executive VP and GM of the Intel Architecture Group, said they currently know of over 15 eight-socket-plus designs from eight different OEMs. Some of these are certainly destined for HPC duty. Even a relatively modest four-socket machine will support up to 64 threads and a terabyte of memory. A couple of these four-socket systems have already been announced: one, the IBM BladeCenter EX; the other, a Supermicro 1U box, specifically targeted at HPC. To hammer home the HPC theme, Maloney pointed to a quote from Mark Seager, who leads the advanced computing group at Lawrence Livermore National Lab: “Nehalem EX represents a new SMP on a chip super-node that can help us improve our predictive science and simulation capabilities without having to invest in a vast rewrite of our applications.”

Meanwhile, Westmere, the 32 nm shrink of the Nehalem microarchitecture, is apparently running a little ahead of schedule. The first Xeon implementation (for dual-socket servers), Westmere-EP, is poised for release in the first half of 2010. And in late 2010, Westmere-EX will take the hand-off from Nehalem-EX for multi-socket platforms. Due to the process shrink from 45 to 32 nanometers, lower power consumption and/or faster clocks are in the offing, although no specific numbers were forthcoming at IDF. For the security-minded, Intel has added Advanced Encryption Standard (AES) instructions to enable faster encryption and decryption.

One of the most interesting announcements had to do with the entry-level Xeon 3400 processors. Low-power variants of these chips have been developed for what Intel is calling “microservers” — essentially mini-blades, that take up much less space and use much less power than standard hardware. The chipmaker has come up with a reference design that packs 16 hot-swappable microserver modules into a 5U rack. Intel is planning to release a 45-watt version of the 3400 later this year and a 30-watt model in early 2010.

The idea, of course, is to be able to build extremely dense machines that are inexpensive to both buy and run. The big target market is large-scale and “containerized” datacenters, where power consumption and floor space are enemies number one and two, respectively.

If the performance per watt numbers prove out for technical computing apps, these low-power 3400s could make their way into HPC. SGI will almost certainly make these Intel parts available in its newly announced Octane III personal super and in its CloudRack product line. Other HPC OEMs may follow suit.

Keep in mind that these single-socket 3400 chips are the antithesis of the multi-socket EX Xeon processors. But sometimes scaling out is much more preferable than scaling up. (There are a number of HPC system architects who think hyperscale designs using extremely low-power CPUs is the way to go if exascale computing is to be made practical.) In any case, Intel is making sure it is covering all its bases, and is willing to let the applications decide which computing model fits best.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Bill Gropp – Pursuing the Next Big Thing at NCSA

March 28, 2017

About eight months ago Bill Gropp was elevated to acting director of the National Center for Supercomputing Applications (NCSA). Read more…

By John Russell

UK to Launch Six Major HPC Centers

March 27, 2017

Six high performance computing centers will be formally launched in the U.K. later this week intended to provide wider access to HPC resources to U.K. Read more…

By John Russell

AI in the News: Rao in at Intel, Ng out at Baidu, Nvidia on at Tencent Cloud

March 26, 2017

Just as AI has become the leitmotif of the advanced scale computing market, infusing much of the conversation about HPC in commercial and industrial spheres, it also is impacting high-level management changes in the industry. Read more…

By Doug Black

Scalable Informatics Ceases Operations

March 23, 2017

On the same day we reported on the uncertain future for HPC compiler company PathScale, we are sad to learn that another HPC vendor, Scalable Informatics, is closing its doors. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Quants Achieving Maximum Compute Power without the Learning Curve

The financial services industry is a fast-paced and data-intensive environment, and financial firms are realizing that they must modernize their IT infrastructures and invest in high performance computing (HPC) tools in order to survive. Read more…

‘Strategies in Biomedical Data Science’ Advances IT-Research Synergies

March 23, 2017

“Strategies in Biomedical Data Science: Driving Force for Innovation” by Jay A. Etchings is both an introductory text and a field guide for anyone working with biomedical data. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

Bill Gropp – Pursuing the Next Big Thing at NCSA

March 28, 2017

About eight months ago Bill Gropp was elevated to acting director of the National Center for Supercomputing Applications (NCSA). Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its assets. Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Leading Solution Providers

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This