The Shape of Chips to Come

By Michael Feldman

September 24, 2009

In information technology, there’s really no such thing as a product unveiling anymore. Preparing the market for new hardware or software starts way before the products are rolled out. It’s a drawn-out process that begins with PowerPoint presentations and continues up to the point of commercial release. I call this process “unveilation” (literally, the process of unveiling). It can take years, and often does. I’m not saying this is a bad thing. Given the complexity of technology, it’s almost a necessity.

Nowhere was the process more evident than at this week’s Intel Developer Forum (IDF) in San Francisco, where company execs extolled the virtues of chips yet born. There they talked up a number of Intel’s upcoming microprocessors, all in various stages of unveilation. Of particular interest to the HPC crowd was the first demo of the GPU-ish Larrabee chip, an update on Nehalem-EX, a refinement of the Westmere roadmap, and the invention of ultra-low-power Xeons for a new “microserver” category.

First up is Larrabee, a chip that is in the midst of an extended unveilation. After first floating the idea of a high performance CPU-GPU hybrid chip back in 2007, Intel finally gave Larrabee followers their first demo of the silicon in action. Although Intel insists that the initial product line is strictly geared for traditional graphics and visualization apps, I’m convinced that later versions, or derivatives thereof, are being groomed for general-purpose HPC. The first products are expected to hit the streets sometime next year.

I’ve embedded the Larrabee demo below, showing how the chip manages a real-time ray-tracing application.

 

Almost at the end of its unveilation is Nehalem-EX, the Xeon that will go into servers with four, eight, or more sockets. It’s really the first time Intel will have a competitive multi-socket (i.e., more than two sockets) offering for x86 servers. Nehalem-EX will support a number of RAS features, including Machine Check Architecture (MCA) recovery, which allows the CPU to right itself after encountering certain kinds of system errors. The chip is expected to go into production later this year.

Speaking about Nehalem-EX, Sean Maloney, executive VP and GM of the Intel Architecture Group, said they currently know of over 15 eight-socket-plus designs from eight different OEMs. Some of these are certainly destined for HPC duty. Even a relatively modest four-socket machine will support up to 64 threads and a terabyte of memory. A couple of these four-socket systems have already been announced: one, the IBM BladeCenter EX; the other, a Supermicro 1U box, specifically targeted at HPC. To hammer home the HPC theme, Maloney pointed to a quote from Mark Seager, who leads the advanced computing group at Lawrence Livermore National Lab: “Nehalem EX represents a new SMP on a chip super-node that can help us improve our predictive science and simulation capabilities without having to invest in a vast rewrite of our applications.”

Meanwhile, Westmere, the 32 nm shrink of the Nehalem microarchitecture, is apparently running a little ahead of schedule. The first Xeon implementation (for dual-socket servers), Westmere-EP, is poised for release in the first half of 2010. And in late 2010, Westmere-EX will take the hand-off from Nehalem-EX for multi-socket platforms. Due to the process shrink from 45 to 32 nanometers, lower power consumption and/or faster clocks are in the offing, although no specific numbers were forthcoming at IDF. For the security-minded, Intel has added Advanced Encryption Standard (AES) instructions to enable faster encryption and decryption.

One of the most interesting announcements had to do with the entry-level Xeon 3400 processors. Low-power variants of these chips have been developed for what Intel is calling “microservers” — essentially mini-blades, that take up much less space and use much less power than standard hardware. The chipmaker has come up with a reference design that packs 16 hot-swappable microserver modules into a 5U rack. Intel is planning to release a 45-watt version of the 3400 later this year and a 30-watt model in early 2010.

The idea, of course, is to be able to build extremely dense machines that are inexpensive to both buy and run. The big target market is large-scale and “containerized” datacenters, where power consumption and floor space are enemies number one and two, respectively.

If the performance per watt numbers prove out for technical computing apps, these low-power 3400s could make their way into HPC. SGI will almost certainly make these Intel parts available in its newly announced Octane III personal super and in its CloudRack product line. Other HPC OEMs may follow suit.

Keep in mind that these single-socket 3400 chips are the antithesis of the multi-socket EX Xeon processors. But sometimes scaling out is much more preferable than scaling up. (There are a number of HPC system architects who think hyperscale designs using extremely low-power CPUs is the way to go if exascale computing is to be made practical.) In any case, Intel is making sure it is covering all its bases, and is willing to let the applications decide which computing model fits best.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurr Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Nvidia CEO Predicts AI ‘Cambrian Explosion’

May 25, 2017

The processing power and cloud access to developer tools used to train machine-learning models are making artificial intelligence ubiquitous across computing pl Read more…

By George Leopold

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Hedge Funds (with Supercomputing help) Rank First Among Investors

May 22, 2017

In case you didn’t know, The Quants Run Wall Street Now, or so says a headline in today’s Wall Street Journal. Quant-run hedge funds now control the largest Read more…

By John Russell

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays Reflects Europe’s HPC Commitment

May 25, 2017

More than 250 attendees and participants came together for PRACEdays17 in Barcelona last week, part of the European HPC Summit Week 2017, held May 15-19 at t Read more…

By Tiffany Trader

PGAS Use will Rise on New H/W Trends, Says Reinders

May 25, 2017

If you have not already tried using PGAS, it is time to consider adding PGAS to the programming techniques you know. Partitioned Global Array Space, commonly kn Read more…

By James Reinders

Exascale Escapes 2018 Budget Axe; Rest of Science Suffers

May 23, 2017

President Trump's proposed $4.1 trillion FY 2018 budget is good for U.S. exascale computing development, but grim for the rest of science and technology spend Read more…

By Tiffany Trader

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Leading Solution Providers

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of "quantum supremacy," researchers are stretching the limits of today's most advance Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This