Cray XT5m Midrange Supercomputer Builds Market Momentum

By Nicole Hemsoth

September 28, 2009

In March 2009, Cray announced the Cray XT5m system, a compatible midrange extension of the high-end Cray XT5 product line that was first to break the sustained petaflop performance barrier on real-world applications. HPCwire asked Barry Bolding, Cray’s vice president of scalable systems, for an update on the midrange product.

Cray XT5HPCwire: How is the Cray XT5m midrange supercomputer doing in the market place?

Bolding: We disclosed one customer name with the March announcement, the High Performance Computing Center Stuttgart, where it’s being used for automotive, academic and public sector work. We have also publically announced a second customer, the Finnish Meteorological Institute (FMI) in the production weather forecasting segment. The Cray XT5m has been meeting our sales goals since then. Granted, our expectations for the first six months were fairly modest because the midrange is a new space for us and we viewed this as a learning period. The good news is that we have validated that the XT5m can be a leader in the mid-range. We have won customers in several of our key target segments and our pricing is very competitive in this price sensitive space so we expect higher volumes going forward. Today we have a large number of bids outstanding in academia, automotive, aerospace, pharma and weather forecasting, as well as in government and R&D labs.

HPCwire: Why did Cray decide to develop this product?

Bolding: There were several reasons. We were consistently running into procurements that were in the midrange and needed a more price-competitive system for that space, which we view as a growth area for us. According to IDC, Cray is the current global market share leader for HPC systems priced at $3 million and up, but we have a very small presence in the midrange segment. Many of the characteristics of our largest machines are applicable in the midrange, but to succeed in this space we needed to develop a price-competitive product, turn around procurements faster, and provide a wider range of ISV applications. ISV applications are also important at the high end, but industry typically buys midrange systems and relies more heavily on third-party apps than government and academia do. The Cray XT5m is the initial product on our midrange roadmap.

HPCwire: Why would someone buy a Cray XT5m system instead of a same-size cluster? What are the key differences?

Bolding: Primarily they get Cray’s more capable SeaStar interconnect and interconnect roadmap. The Cray SeaStar has proven itself over the past several years as the industry-leading interconnect for MPI scalability.  With the Cray SeaStar interconnect, the Cray XT5m handles complex messaging traffic very efficiently.  You also get the entire Cray software stack that has been scaled and validated up to the petascale performance level, plus the network roadmap driving toward global addressability and high-performance UPC and Co-Array Fortran, along with MPI of course. So, Cray XT5m customers are buying into a broader portfolio than just a typical midrange system.  They’re buying into the demonstrated petascale scalability of the XT5 architecture. To achieve true scaling today, even at midrange size, one needs a full portfolio of network, software and infrastructure support, which Cray provides in the XT5m. And with multicore processors becoming prevalent, users will soon be facing the need to scale substantially higher even with midrange systems, especially starting in 2010.  Our midrange systems are designed to benefit from Cray’s high-end system development and this will continue. For example, the Cray XT5m line provides the same TCO benefits to our midrange customers as our largest supercomputer customers enjoy with the ECOphlex cooling technology we developed for petascale systems.

HPCwire: Assuming the Cray XT5m has a more capable network and memory subsystem than a standard cluster, with better bandwidth and latency characteristics, wouldn’t it be able to tackle a broader range of applications efficiently?

Bolding: The Cray XT5m today is a midrange industry leader from a network bandwidth and latency perspective. This gives users an important advantage over commodity InfiniBand networks and allows the Cray XT5m to handle a broader range of applications efficiently. The system is aimed at codes scaling to 256 cores and beyond, and in this range users typically see significant benefits from the overall system and software design.

HPCwire: Are customers using their Cray XT5m systems as their main HPC systems or for specific portions of their workloads?

Bolding: It varies. In production weather forecasting, we have a customer using it as their primary production system. At academic sites it varies from being primary system to one among multiple HPC systems. Some users are experimenting with the new functionalities, including the network features and the Cray software and compilers. It’s also allowing users to experiment with scalability in ways they haven’t been able to do before. So, the Cray XT5m is being used both as a development platform and a production platform.

HPCwire: Is there any customer who operates both a Cray XT5 and a Cray XT5m system?

Bolding: There are customers running applications across both Cray XT5 and Cray  XT5m systems, although they don’t have both systems in-house today.  By the end of this year, we’ll have sites that have both in their data centers.

HPCwire: The XT5m is a compatible downward extension of the Cray XT5 architecture, but uses a 2D torus interconnect instead of the XT5’s 3D torus. What’s the strategy behind this change?

Bolding: It’s a cost-saving strategy for the midrange scale. With a Cray XT5m system consisting of 1-6 cabinets, customers tend not to have applications that require the full 3D topology as much as with a larger, high-end Cray XT5. We right-sized the Cray XT5m for midrange requirements, including the interconnect, allowing us to provide a price-competitive product in this space. We’ve done extensive studies on application performance on the Cray XT5m, and there has been minimal performance impact at six cabinets and below. Above that size, you need the Cray XT5’s 3D torus to maintain scalability. For most apps in the 1-6 cabinet range, performance degradation due to the topology is less than 5 percent even for applications running across several thousand cores of a Cray XT5m.

HPCwire: If a site maxes out on their XT5m, what’s the upgrade path to a Cray XT5 system?

Bolding: It’s very simple. Today, it just involves replacing the network mezzanine card and adding more cables to transform the 2D torus into a 3D torus. We’ll make the upgrade path even simpler in the future of our midrange systems.

HPCwire: Do you expect some users to take advantage of non-MPI programming models that are available on the XT5m, such as SHMEM, UPC and Co-Array Fortran?

Bolding: We do. We port those in the software today and will be making announcements of enhancements to the hardware support for some of these features in the next 12 months. We are committed to making more innovations and remaining a leader in HPC, and this requires providing our customers with multiple, high performance programming models.

HPCwire: What is the Data Virtualization Service that comes with the XT5 and XT5m, and why is it important?

Bolding: DVS is an important part of Cray systems. DVS is a flexible virtualization layer that Cray plans use to expand our software functionality and performance . One feature of DVS is that it can allow Cray to project various file systems onto the compute nodes (which are diskless on Cray XT5 systems). This allows Cray systems to act more like a standard commodity cluster if it needs to.  We support IO and storage functionalities that we haven’t in the past. We can share file systems with high-performance file systems on platforms other than clusters. Customers such as NERSC and Oak Ridge are doing very innovative things with file systems and DVS can play a role in providing the flexibility they need.  So, DVS helps us both with compute and IO/storage.

HPCwire: Where is the Cray XT5m product line headed in the future?

Bolding: We are going to continue driving into the midrange market, which is a segment that has excellent growth opportunities for Cray. We want to build a substantial and sustainable market presence there, especially with customers focused on scalability of applications. To grow the XT5m line we need to continue to be competitive on cost while improving price/performance, network scalability,  software features and ISV availability, and we’ll be doing all those things. We’ll also be improving the processor roadmap with new technologies coming into market place. Cray’s innovation, combined with AMD’s strong roadmap is a winning combination for the next few years for the entire XT family of systems. 
HPCwire: What should we look for next?

Bolding: At SC09, we plan to talk more specifically about our future plans for the Cray XT5m product line.

For more information on how the Cray XT5m is making petaflops performance affordable, download the AMD white paper here.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This