Will Roadrunner Be the Cell’s Last Hurrah?

By Michael Feldman

October 27, 2009

With all the recent hoopla about GPGPU acceleration in high performance computing, it’s easy to forget that Roadrunner, the most powerful supercomputer in the world, is based on a different brand of accelerator. The machine at Los Alamos National Laboratory uses 12,960 IBM PowerXCell 8i CPUs hooked up to 6,480 AMD Opteron dual-core processors to deliver 1.1 petaflop performance on Linpack.

Because of the wide disparity in floating point performance between the PowerXCell 8i processor and the Opteron, the vast majority of Roadrunner’s floating point capability resides with the Cell processors. Each PowerXCell 8i delivers over 100 double precision gigaflops per chip, which means the Opteron only contributes about 3 percent of the FLOPS of the hybrid supercomputer.

Some of those FLOPS are already being put to good use, though. This week, Los Alamos announced that the lab had completed its “shakedown” phase for Roadrunner. Because the machine was installed in May 2008, this has allowed researchers over a year to experiment with some big science applications.

These unclassified science codes included a simulation of the expanding universe, a phylogenic exploration of the evolution of the Human Immunodeficiency Virus (HIV), a simulation of laser plasma interactions for nuclear fusion, an atomic-level model of nanowires, a model of “magnetic reconnection,” and a molecular dynamics simulation of how materials behave under extreme stress. All of these codes were able to make good use of the petascale performance of the Roadrunner.

Now that the shakedown period has concluded, the NNSA will move in to claim those FLOPS for nuclear weapons simulations. Since these applications are obviously of a classified nature, we’re not likely to hear much about their specific outcomes. Open science codes will still get a crack at the machine, but since Roadrunner’s primary mission is to support US nuclear deterrence, the unclassified workloads will presumably get pushed to the back of the line.

The bigger question is what are the longer-term prospects of a hybrid x86-Cell system architecture and the Cell processor, in general, for the high performance computing realm? Unlike GPUs or FPGAs, Cell processors contain their own CPU core (a PowerPC) along with eight SIMD coprocessing units, called Synergistic Processing Elements (SPE), so the chip represents a more fully functional architecture than its competition. Despite that advantage, the Cell’s penetration into general-purpose computing has remained somewhat limited. Although the original Cell processor was the basis for the PlayStation3 gaming console and the double-precision-enhanced PowerXCell variant has found a home in HPC blades, neither version is a commodity chip in the same sense as the x86 CPU or general-purpose GPUs. The result is that Cell-based solutions are strewn rather haphazardly across the HPC landscape.

Besides the high-profile Roadrunner system, IBM also offers a standalone QS22 Cell blade, which is deployed at a handful of sites, including the Interdisciplinary Centre for Mathematical and Computational Modeling at the University of Warsaw and Repsol YPF, a Spanish oil and gas company. As it turns out, these systems are among the most energy efficient, with the Warsaw system currently sitting atop the Green500 list. Other Cell accelerator boards are available from Mercury Computer Systems, Fixstars, and Sony, but I’ve yet to hear of any notable HPC deployments resulting from these products.

Cell processor developer tools certainly exist, but no standard environment has come to the fore. This is rather important since the heterogeneous nature of the Cell architecture means programming is inherently more difficult. IBM, of course, provides its own software development kit for the architecture. Outside of Big Blue, Mercury Computer Systems has a Cell-friendly Multicore Plus SDK, and software vendor Gedae sells a compiler. RapidMind offers Cell support in its multicore development platform, but since the company was acquired by Intel, its Cell-loving days are likely coming to a close. French software maker CAPS was planning to offer Cell support in its HMPP manycore development suite sometime this year, but that hasn’t come to pass.

With NVIDIA’s Fermi GPU architecture poised to make a big entrance into high performance computing in 2010, IBM will have to make a decision about adding GPU acceleration to its existing HPC server lineup. Server rival HP has apparently already committed to including Fermi hardware in its offerings. Last week Georgia Tech announced HP and NVIDIA would be delivering a sub-petaflop supercomputer to the institute in early 2010. That system will be based on Intel Xeon servers accelerated by Fermi processors. Other HPC vendors, including Cray, have announced plans to bring Fermi into their product lines. If GPUs become the mainstream accelerator for HPC servers, IBM will be forced to follow suit.

That’s not to say IBM will give up on its home-grown Cell chip. Big Blue has a tradition of offering a smorgasbord of architectures to its customers, especially in the HPC market. Today the company has high-end server products based on x86 CPUs, Blue Gene (PowerPC-based) SoCs, Power CPUs, and the Cell processor. Adding GPU-accelerated hardware wouldn’t necessarily mean ditching the Cell.

On the other hand, IBM has to consider if it wants to reinvest in the architecture to keep up with the latest GPU performance numbers from NVIDIA and AMD, which would mean getting a single Cell processor to deliver hundreds of gigaflops of double-precision performance. IBM is certainly capable of building such a chip, but there’s little motivation to do so. With no established base of customers clamoring for Cell-equipped supercomputers and with a relatively small volume of Cell chips from which to leverage high-end parts, it’s hard to imagine that Big Blue will be doubling down on its Cell bet.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This