ScaleMP Adds Cloud and Switchless Cluster Offerings

By Michael Feldman

November 4, 2009

ScaleMP has added two new virtual SMP products to its lineup: a dynamic cloud provisioning offering and a new switchless entry-level product for four-node clusters. Both are based on the company’s vSMP Foundation technology, a software solution that turns x86 clusters into virtual SMP machines.

The new cloud solution is perhaps the more interesting development since it allows x86 servers to be aggregated and dis-aggregated on the fly. Up until now, the ScaleMP technology could only be applied statically. The existing solutions were aimed at customers who wanted to either replace proprietary non-x86 SMP machines, scale up beyond four-socket x86 servers, or turn small clusters into more easily managed shared memory systems. In all cases though, the solution involved plugging vSMP firmware into servers to create a more a less permanent configuration.

By making the vSMP software network bootable, ScaleMP enables cluster workload management software systems to provision their virtual SMP software on top of selected cluster nodes in a large-scale setup, even a private cloud. The software should work with all major provisioning and workload management solutions. The idea here is to be able to change the nature of the cluster architecture dynamically, on a per job basis, enabling the construction of SMP machines when needed, and then the subsequent dismantling of those same machines when applications just require vanilla x86 nodes.

So, for example, chip design companies normally use large server farms to run most electronic design automation (EDA) tools. Most of these are throughput apps, needing lots of individual threads, but not a great deal of memory per thread. Just before tape-out, a routing step is required to figure out the wiring layout. This application tends to be more data-intensive, and while requiring a relatively small number of cores, it needs a large amount of shared memory. Many EDA datacenters end up using “end-of-the-aisle” computers for routing and these tend to be expensive, big memory servers dedicated for this type of workload.

With ScaleMP’s cloud offering, those same EDA datacenters could borrow some of the server farm nodes to temporarily construct virtual shared memory machines to run the routing app. The idea, of course, is to save all the costs associated with installing and running a separate system for this one application, and perhaps make better use of the infrastructure already in place.

Since the cloud version uses the same vSMP technology as the static solution, the maximum SMP configuration is still 16 nodes. Assuming a dual-socket Nehalem EP node, that translates into a core count of 128 and a memory capacity of 4 TB. As Intel’s Nehalem EX processors come into production in a few months, we can expect larger core count and memory capacities to be supported.

The vSMP Foundation for Cloud product is currently available in beta, and will be generally available Dec. 1, 2009. The base price is $65,000, which includes the management node. Each additional node costs an extra $650.

By the way, ScaleMP is not the only company that thinks building shared memory systems on the fly is a good idea. Newcomer 3Leaf Systems also unveiled a similar solution this week, called the Dynamic Data Center Server. In 3Leaf’s case, a custom ASIC plus software is used to make the virtual SMP machines. For an in-depth look at that solution, read our earlier 3Leaf coverage.

The second new offering from ScaleMP is for low-end clusters. The company is unveiling its second generation Direct Connect technology that allows four-node (8-socket) clusters to be aggregated without the benefit of an InfiniBand switch. The original vSMP technology allowed only two nodes to be hooked together without a switch. With Direct Connect 2, users can now hook up four nodes using just cables, with the network routing done as part of the vSMP software. The goal here is to lower the cost of these entry level clusters by as much as 20 percent.

According to ScaleMP founder and president Shai Fultheim, performance is actually improved without the switch in the loop. “We can provide customers anywhere between 30 and 500 percent better performance compared to eight-socket AMD machines that are being offered today by Sun and HP,” he says.

In fact, Fultheim claims a ScaleMP virtual eight-socket machine — a four-node Nehalem EP cluster aggregated by vSMP — will outperform an eight-socket Nehalem EX server. He says although it may seem like an integrated eight-socket node would easily outrun four two-socket nodes connected by InfiniBand, vSMP is able to take advantage of its intelligent memory caching and pre-fetching technology, therefore eliminating a lot of socket-to-socket communication altogether. In addition, Nehalem EP actually offers better memory bandwidth on a per core basis, as well as higher clock frequencies for both memory and CPUs, compared to Nehalem EX.

Given the company’s recent partnership with Cray, we can expect to see the new switchless solution show up in Cray’s CX1 personal HPC machine, especially the four-blade LC configuration. Other partnerships may be in the offing, but since the installation of ScaleMP firmware is relatively straightforward, customers can choose to build these vSMP-equipped mini-clusters themselves.

ScaleMP’s focus on cloud environments and low-end clusters seems to reflect where the company is anticipating the steepest growth. Users with small and moderate sized clusters already represent the majority of ScaleMP’s customer base. Rather than looking to replace high-end SMP machines, these users just want a more easily managed platform, and since vSMP abstracts away cluster management, system operation is simplified. The cloud offering also reflects the same need for infrastructure simplification, but at the other end of the scale. If the technology can keep its promise to deliver virtualization without compromising performance, its place in the HPC ecosystem looks bright.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conferen Read more…

By Tiffany Trader

U of Illinois, NCSA Launch First US Nanomanufacturing Node

September 14, 2017

The University of Illinois at Urbana-Champaign together with the National Center for Supercomputing Applications (NCSA) have launched the United States's first computational node aimed at the development of nanomanufactu Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

PGI Rolls Out Support for Volta 100 in its 2017 Compilers and Tools Suite

September 14, 2017

PGI today announced a fairly lengthy list of new features to version 17.7 of its 2017 Compilers and Tools. The centerpiece of the additions is support for the Tesla Volta 100 GPU, Nvidia’s newest flagship silicon annou Read more…

By John Russell

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

Need Data Science CyberInfrastructure? Check with RENCI’s xDCI Concierge

September 6, 2017

For about a year the Renaissance Computing Institute (RENCI) has been assembling best practices and open source components around data-driven scientific researc Read more…

By John Russell

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This