ScaleMP Adds Cloud and Switchless Cluster Offerings

By Michael Feldman

November 4, 2009

ScaleMP has added two new virtual SMP products to its lineup: a dynamic cloud provisioning offering and a new switchless entry-level product for four-node clusters. Both are based on the company’s vSMP Foundation technology, a software solution that turns x86 clusters into virtual SMP machines.

The new cloud solution is perhaps the more interesting development since it allows x86 servers to be aggregated and dis-aggregated on the fly. Up until now, the ScaleMP technology could only be applied statically. The existing solutions were aimed at customers who wanted to either replace proprietary non-x86 SMP machines, scale up beyond four-socket x86 servers, or turn small clusters into more easily managed shared memory systems. In all cases though, the solution involved plugging vSMP firmware into servers to create a more a less permanent configuration.

By making the vSMP software network bootable, ScaleMP enables cluster workload management software systems to provision their virtual SMP software on top of selected cluster nodes in a large-scale setup, even a private cloud. The software should work with all major provisioning and workload management solutions. The idea here is to be able to change the nature of the cluster architecture dynamically, on a per job basis, enabling the construction of SMP machines when needed, and then the subsequent dismantling of those same machines when applications just require vanilla x86 nodes.

So, for example, chip design companies normally use large server farms to run most electronic design automation (EDA) tools. Most of these are throughput apps, needing lots of individual threads, but not a great deal of memory per thread. Just before tape-out, a routing step is required to figure out the wiring layout. This application tends to be more data-intensive, and while requiring a relatively small number of cores, it needs a large amount of shared memory. Many EDA datacenters end up using “end-of-the-aisle” computers for routing and these tend to be expensive, big memory servers dedicated for this type of workload.

With ScaleMP’s cloud offering, those same EDA datacenters could borrow some of the server farm nodes to temporarily construct virtual shared memory machines to run the routing app. The idea, of course, is to save all the costs associated with installing and running a separate system for this one application, and perhaps make better use of the infrastructure already in place.

Since the cloud version uses the same vSMP technology as the static solution, the maximum SMP configuration is still 16 nodes. Assuming a dual-socket Nehalem EP node, that translates into a core count of 128 and a memory capacity of 4 TB. As Intel’s Nehalem EX processors come into production in a few months, we can expect larger core count and memory capacities to be supported.

The vSMP Foundation for Cloud product is currently available in beta, and will be generally available Dec. 1, 2009. The base price is $65,000, which includes the management node. Each additional node costs an extra $650.

By the way, ScaleMP is not the only company that thinks building shared memory systems on the fly is a good idea. Newcomer 3Leaf Systems also unveiled a similar solution this week, called the Dynamic Data Center Server. In 3Leaf’s case, a custom ASIC plus software is used to make the virtual SMP machines. For an in-depth look at that solution, read our earlier 3Leaf coverage.

The second new offering from ScaleMP is for low-end clusters. The company is unveiling its second generation Direct Connect technology that allows four-node (8-socket) clusters to be aggregated without the benefit of an InfiniBand switch. The original vSMP technology allowed only two nodes to be hooked together without a switch. With Direct Connect 2, users can now hook up four nodes using just cables, with the network routing done as part of the vSMP software. The goal here is to lower the cost of these entry level clusters by as much as 20 percent.

According to ScaleMP founder and president Shai Fultheim, performance is actually improved without the switch in the loop. “We can provide customers anywhere between 30 and 500 percent better performance compared to eight-socket AMD machines that are being offered today by Sun and HP,” he says.

In fact, Fultheim claims a ScaleMP virtual eight-socket machine — a four-node Nehalem EP cluster aggregated by vSMP — will outperform an eight-socket Nehalem EX server. He says although it may seem like an integrated eight-socket node would easily outrun four two-socket nodes connected by InfiniBand, vSMP is able to take advantage of its intelligent memory caching and pre-fetching technology, therefore eliminating a lot of socket-to-socket communication altogether. In addition, Nehalem EP actually offers better memory bandwidth on a per core basis, as well as higher clock frequencies for both memory and CPUs, compared to Nehalem EX.

Given the company’s recent partnership with Cray, we can expect to see the new switchless solution show up in Cray’s CX1 personal HPC machine, especially the four-blade LC configuration. Other partnerships may be in the offing, but since the installation of ScaleMP firmware is relatively straightforward, customers can choose to build these vSMP-equipped mini-clusters themselves.

ScaleMP’s focus on cloud environments and low-end clusters seems to reflect where the company is anticipating the steepest growth. Users with small and moderate sized clusters already represent the majority of ScaleMP’s customer base. Rather than looking to replace high-end SMP machines, these users just want a more easily managed platform, and since vSMP abstracts away cluster management, system operation is simplified. The cloud offering also reflects the same need for infrastructure simplification, but at the other end of the scale. If the technology can keep its promise to deliver virtualization without compromising performance, its place in the HPC ecosystem looks bright.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This