DataDirect Networks Builds on Storage Fusion Architecture

By Michael Feldman

November 16, 2009

HPC storage vendor DataDirect Networks (DDN) will soon offer integrated clustered file system support in its Storage Fusion Architecture (SFA) product line. The idea is to drastically reduce the amount of storage switches and file system servers, and thus the cost and complexity of supercomputer-sized file storage. The initial product to provide this capability is the SFA10000E, which is being marketed as an “Open Storage Appliance”  by DDN.

To recap: the SFA10000, which the company unveiled at the International Supercomputing Conference in June, represented a design shift toward using commodity server-type hardware in its high-end storage platform. According to the company, embedding file system support in the SFA enclosure is just the first step toward the development of a unified multi-platform architecture.

The SFA10000 uses Intel Nehalem CPUs, DDR3 memory, and PCIe 2.0 as its foundational hardware. The design is based on a controller couplet pair that can support SATA, SAS, as well as SSD devices. At max capacity (using SATA drives) a single controller pair can drive 2.4 petabytes of storage. Data throughput per enclosure is 10 GB/second.

But because the SFA10000 is using a big chunk of DRAM for I/O caching along with the latest generation Intel CPU platform, it also is able to deliver lots of IOPS — up to 1 million to internal cache storage and up to 300 thousand IOPS to external disk. In a system with a full complement of SSDs, DDN expects that number to approach 400 to 500 IOPS, although as yet no such system has been built.

“The Nehalem with the newer QuickPath technology to connect the processors together, and with the embedded memory controller is very, very good at moving lots of small bits of data, and hence is very good at IOPS,” explains Josh Goldenhar, DDN’s director of product management.

A high IOPS capability has become increasingly important, since modern multicore servers — which, coincidentally are also based on x86 CPUs — are sending multiple simultaneous I/O requests to the storage system. The result is that even sequential I/O ends up looking like random I/O at the storage end, thus the need for high IOPS on top of high throughput.

Since DDN’s new storage architecture encompasses what is essentially a server platform, the company can now use it to bring applications inside. The low-hanging fruit is to add clustered file storage applications, specifically, the options to include a Lustre-based or IBM’s GPFS-based file system on top of the platform’s block storage. This will be implemented via DDN’s ExaScaler platform (for Lustre) and its GridScaler platform (for GPFS). The integrated parallel file system/block storage platform will be sold as the SFA10000E.

According to Goldenhar, the big win here is being able to consolidate the file system server clients, network switches, and storage arrays into a single platform. “The goal for the Storage Fusion Architecture, from the beginning, has been to be able to collapse multiple layers of infrastructure into the storage itself,” he says.

In addition, since the network layer, along with the ensuing protocol translations and data copying, has been eliminated, performance, especially latency, stands to be much improved. With the file system and block storage controller sharing DRAM, DDN has been able to map file reads and writes directly to the same memory used by the DDN RAID stack. On each controller in the enclosure, one of the quad-core Nehalem CPUs runs the DDN RAID stack plus manages the SAS HBAs, while the other CPU is available as an application processor, in this case, to run Lustre or GPFS processes. According to Goldenhar this is done via a virtualization scheme, such that Lustre, GPFS, and the network drivers can run unmodified. But, he says, this is implemented in such a way as not to introduce any significant overhead.

The fact that the storage filers are embedded in the platform should reduce datacenter operational costs significantly, given that a significant chunk of server and network complexity has been squeezed out. That should translate directly into lower requirements for power, cooling, and floor space, as well as reduced management. “We think you’ll be able to build the next generation of multi-petaflop computers using far fewer components,” says Goldenhar. Acquisition cost should be somewhat lower as well and be competitively priced, he adds, although at this point DDN has not offered a price list. The SFA10000E products will be generally available in the first quarter of 2010.

In the second half of 2010, DDN is planning to do a lot more with flash memory technology. In the current SFA offering, flash, in the form of SSDs, are only supported as plug-in replacements for spinning disks. But the packaging around the flash chips that turns a memory product into a storage drive product undercuts some of the potential performance of the technology. Goldenhar says that they intend to put flash memory “a lot closer to the controller,” although he wouldn’t divulge if they’re looking at a PCIe flash design, flash DIMMs, or some as yet undefined solution.

In the longer term, the company is intending to open up the SFA architecture in a much more generalized way, but specifically for end-user applications and storage server virtualization. The rationale is the same as for the embedded filer solution: to enable tighter integration between applications and storage. For example, if a particular storage system is being used for checkpointing, a user might want to take advantage of the idle processors after a checkpoint completes to perform data reduction or to determine if the solution is converging. At this point, DDN is looking to support Linux, Windows, and perhaps even OpenSolaris applications, and is planning to include this support toward the end of 2010.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This