SGI Colors New Shared Memory Machines Ultraviolet

By Michael Feldman

November 16, 2009

After what may be the longest development cycle ever for a supercomputer, SGI has unveiled the first commercial implementation of its Ultraviolet architecture. The company first announced “Project Ultraviolet” at SC03. Now six years later, it has launched Altix UV, the company’s first scale-up HPC system based on x86 technology. The Altix UV’s connection to the 2003 design is tenuous at best, but the new architecture does fulfill Ultraviolet’s original promise of delivering a shared memory architecture able to scale from a few sockets all the way up to a petascale supercomputer.

SGI Altix UV

Besides being simpler to program than distributed memory clusters, shared memory systems are especially well suited to I/O bound and memory-bound applications; codes that depend upon a lot of inter-processor communication; and any type of application that uses large — as in terabyte-sized — in-memory databases. These shared memory systems can also be used in conjunction with large clusters to provide an “analysis supernode.”

The two initial products, the Altix UV 1000 and Altix UV 100, are both based on Intel Nehalem-equipped blades, which are hooked together with SGI’s 5th generation NUMAlink fabric. The software stack includes everything from the OS on up, including the SGI Foundation Software, data management packages (XFS, CXFS, DMF), SGI’s ProPack and System Management tools, job schedulers (Altair PBSP and Moab) and developer tools and libraries. The machines come with either SUSE Linux Enterprise Server or Red Hat Enterprise Linux.

The blades themselves contain two eight-core Nehalem EX chips, each with a bank of four DDR3 memory channels. If a larger memory to core ratio is desired, there are 6- and 4-core options, as well as a single-socket configuration. An optional I/O riser allows for a choice of expansion slots or external I/O ports. Up to two PCIe slots are available on each blade and these can be used to plug in external storage (SGI or otherwise) or GPGPUs.

SGI’s secret sauce is the UV hub, which sits on each blade and acts as the node controller. The hub, along with the NUMAlink 5 interconnect, is the technology that makes the supersized shared memory possible. The new interconnect delivers sub-microsecond latencies and 15.0 GB/sec of aggregate bandwidth per blade. The hub itself manages data traffic between the local CPU resources and the rest of the system, arbitrating between the local QuickPath Interconnect (QPI) links and the NUMAlink fabric.

According to Jill Matzke, Altix product manager, the SGI engineers decided to limit themselves to two sockets per blade in order to avoid overtaxing the QPI bandwidth, which needs to feed the NUMAlink fabric and I/O. Since Nehalem EX is designed to support up to 8 sockets per board, one might wonder why SGI didn’t opt for the dual-socket-capable Nehalem EP chips. Apparently, EX was chosen because it offered more QPI and memory bandwidth, both of which were essential to the UV design. In any case, the Nehalem EP design does not lend itself to external node controllers, such as the UV hub.

The Altix UV 100 is aimed at the mid-range market, scaling from a single 3U rackmount unit containing two dual-socket blades, up to a 7 teraflop, 96-socket machine that fits into a couple of racks. The upper limit on memory capacity on this product is 6 TB. The UV 100 is aimed at users who need a moderate to large SMP environment for their x86 applications. At the maximum 96-socket configuration, 768 cores are available, which doubles to 1,536 threads thanks to Nehalem-style multithreading support.

The Altix UV 1000 is a cabinet solution that scales all the way to the top, that is, 256 sockets (yielding 2,048 cores or 4,096 threads) and 16 TB of memory. At the max configuration, this model delivers 18.6 peak teraflops in a 42U space. The 16 TB limit on the UV 1000 corresponds to the maximum memory reach of the Intel Nehalem processor. However, the UV 1000 design can actually scale beyond this limit by connecting multiple 256-socket systems in a 2-D torus topology. In this case, the system would be partitioned with multiple OS images but support a much larger shared global address space — up into petabytes. The upper limit supported by the UV hub is 32,768 sockets, which would equate to about 2 petaflops. SGI is certainly willing to help interested parties develop such systems, but the vast majority of customers will be able to fit their applications within the 256-socket, single system image machine.

Note the current Itanium-based Altix 4700 reaches to 128 GB because that CPU’s memory address is wider, although core count on those systems tops out at 1024. That said, just getting a handful of terabytes of global memory on an x86 platform is likely to be a big attraction for HPC users. “We are seeing people ordering many more terabytes of memory on UV than they ever did on Altix with Itanium, simply because of the overall capability and the price-performance,” says Matzke.

Although UV supports highly-scaled applications in a global memory model, today the majority of global memory applications scale to just 32 or maybe 64 threads. However, UV, like most shared memory machines, can also deliver great performance for MPI applications by properly exploiting the unified memory and the speed of the interconnect fabric. Moreover, an MPI offload engine has been incorporated into the UV hub to further accelerate this class of applications. SGI has demonstrated a 3X improvement in the HPCC GUPS benchmark with the offload engine enabled. According to Matzke, “70 percent of the people that buy these systems are running MPI, but have other application demands that make it really shine on this kind of an architecture.”

According to Geoffrey Noer, SGI’s senior director of product marketing, the company is currently taking orders for the new UV machines, with the first shipments expected by second quarter of 2010 (following Intel’s release of the Nehalem EX CPUs). Initial customers include the University of Tennessee (1024 cores, 4 TB memory), the North German Supercomputing Alliance, known as HLRN (two systems, 4,352 cores, 18 TB memory), CALMIP in France (128 cores, 1 TB memory), and the University of Hokkaido (180 cores, 360 GB memory). A number of UV systems have also been purchased by the federal government for certain “defense applications” (which shall remain nameless). SGI is not making UV pricing public, but potential buyers can always obtain a quote under NDA.

Although many customers using Itanium Altix systems will undoubtedly transition to the x86 UV platform, Noer says SGI will continue to offer the Altix 450 and 4700 systems. And even though they are not publicly divulging specific plans for future Itanium-based shared memory machines, Noer did have this to offer: “It’s important not to look at Altix UV as a direct replacement for the 4700…. We are working with Intel on next-generation processor technologies as well.  For those customers that are getting the benefits out of the larger address space and benefits with the 4700, they absolutely don’t need to switch to Altix UV.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight. Hyperion Research analyst and noted storage expert Mark No Read more…

GigaIO Gets $14.7M in Series B Funding to Expand Its Composable Fabric Technology to Customers

September 16, 2021

Just before the COVID-19 pandemic began in March 2020, GigaIO introduced its Universal Composable Fabric technology, which allows enterprises to bring together any HPC and AI resources and integrate them with networking, Read more…

What’s New in HPC Research: Solar Power, ExaWorks, Optane & More

September 16, 2021

In this regular feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

AWS Solution Channel

Supporting Climate Model Simulations to Accelerate Climate Science

The Amazon Sustainability Data Initiative (ASDI), AWS is donating cloud resources, technical support, and access to scalable infrastructure and fast networking providing high performance computing (HPC) solutions to support simulations of near-term climate using the National Center for Atmospheric Research (NCAR) Community Earth System Model Version 2 (CESM2) and its Whole Atmosphere Community Climate Model (WACCM). Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Why HPC Storage Matters More Now Than Ever: Analyst Q&A

September 17, 2021

With soaring data volumes and insatiable computing driving nearly every facet of economic, social and scientific progress, data storage is seizing the spotlight Read more…

Cerebras Brings Its Wafer-Scale Engine AI System to the Cloud

September 16, 2021

Five months ago, when Cerebras Systems debuted its second-generation wafer-scale silicon system (CS-2), co-founder and CEO Andrew Feldman hinted of the company’s coming cloud plans, and now those plans have come to fruition. Today, Cerebras and Cirrascale Cloud Services are launching... Read more…

AI Hardware Summit: Panel on Memory Looks Forward

September 15, 2021

What will system memory look like in five years? Good question. While Monday's panel, Designing AI Super-Chips at the Speed of Memory, at the AI Hardware Summit, tackled several topics, the panelists also took a brief glimpse into the future. Unlike compute, storage and networking, which... Read more…

ECMWF Opens Bologna Datacenter in Preparation for Atos Supercomputer

September 14, 2021

In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, $89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF... Read more…

Quantum Computer Market Headed to $830M in 2024

September 13, 2021

What is one to make of the quantum computing market? Energized (lots of funding) but still chaotic and advancing in unpredictable ways (e.g. competing qubit tec Read more…

Amazon, NCAR, SilverLining Team for Unprecedented Cloud Climate Simulations

September 10, 2021

Earth’s climate is, to put it mildly, not in a good place. In the wake of a damning report from the Intergovernmental Panel on Climate Change (IPCC), scientis Read more…

After Roadblocks and Renewals, EuroHPC Targets a Bigger, Quantum Future

September 9, 2021

The EuroHPC Joint Undertaking (JU) was formalized in 2018, beginning a new era of European supercomputing that began to bear fruit this year with the launch of several of the first EuroHPC systems. The undertaking, however, has not been without its speed bumps, and the Union faces an uphill... Read more…

How Argonne Is Preparing for Exascale in 2022

September 8, 2021

Additional details came to light on Argonne National Laboratory’s preparation for the 2022 Aurora exascale-class supercomputer, during the HPC User Forum, held virtually this week on account of pandemic. Exascale Computing Project director Doug Kothe reviewed some of the 'early exascale hardware' at Argonne, Oak Ridge and NERSC (Perlmutter), while Ti Leggett, Deputy Project Director & Deputy Director... Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer called Dojo to process truly vast amounts of video data. It’s a beast! … A truly useful exaflop at de facto FP32.” Read more…

Berkeley Lab Debuts Perlmutter, World’s Fastest AI Supercomputer

May 27, 2021

A ribbon-cutting ceremony held virtually at Berkeley Lab's National Energy Research Scientific Computing Center (NERSC) today marked the official launch of Perlmutter – aka NERSC-9 – the GPU-accelerated supercomputer built by HPE in partnership with Nvidia and AMD. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. “We’ve been scaling our neural network training compute dramatically over the last few years,” said Milan Kovac, Tesla’s director of autopilot engineering. Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months after Red Hat deprecated its support for the widely popular, free CentOS server operating system. The Rocky Linux development effort... Read more…

Google Launches TPU v4 AI Chips

May 20, 2021

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers

Contributors

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make it seem like it's two nodes behind? For Intel, the response was to change how it refers to its nodes with the aim of better reflecting its positioning within the leadership semiconductor manufacturing space. Intel revealed its new node nomenclature, and... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire