SGI Colors New Shared Memory Machines Ultraviolet

By Michael Feldman

November 16, 2009

After what may be the longest development cycle ever for a supercomputer, SGI has unveiled the first commercial implementation of its Ultraviolet architecture. The company first announced “Project Ultraviolet” at SC03. Now six years later, it has launched Altix UV, the company’s first scale-up HPC system based on x86 technology. The Altix UV’s connection to the 2003 design is tenuous at best, but the new architecture does fulfill Ultraviolet’s original promise of delivering a shared memory architecture able to scale from a few sockets all the way up to a petascale supercomputer.

SGI Altix UV

Besides being simpler to program than distributed memory clusters, shared memory systems are especially well suited to I/O bound and memory-bound applications; codes that depend upon a lot of inter-processor communication; and any type of application that uses large — as in terabyte-sized — in-memory databases. These shared memory systems can also be used in conjunction with large clusters to provide an “analysis supernode.”

The two initial products, the Altix UV 1000 and Altix UV 100, are both based on Intel Nehalem-equipped blades, which are hooked together with SGI’s 5th generation NUMAlink fabric. The software stack includes everything from the OS on up, including the SGI Foundation Software, data management packages (XFS, CXFS, DMF), SGI’s ProPack and System Management tools, job schedulers (Altair PBSP and Moab) and developer tools and libraries. The machines come with either SUSE Linux Enterprise Server or Red Hat Enterprise Linux.

The blades themselves contain two eight-core Nehalem EX chips, each with a bank of four DDR3 memory channels. If a larger memory to core ratio is desired, there are 6- and 4-core options, as well as a single-socket configuration. An optional I/O riser allows for a choice of expansion slots or external I/O ports. Up to two PCIe slots are available on each blade and these can be used to plug in external storage (SGI or otherwise) or GPGPUs.

SGI’s secret sauce is the UV hub, which sits on each blade and acts as the node controller. The hub, along with the NUMAlink 5 interconnect, is the technology that makes the supersized shared memory possible. The new interconnect delivers sub-microsecond latencies and 15.0 GB/sec of aggregate bandwidth per blade. The hub itself manages data traffic between the local CPU resources and the rest of the system, arbitrating between the local QuickPath Interconnect (QPI) links and the NUMAlink fabric.

According to Jill Matzke, Altix product manager, the SGI engineers decided to limit themselves to two sockets per blade in order to avoid overtaxing the QPI bandwidth, which needs to feed the NUMAlink fabric and I/O. Since Nehalem EX is designed to support up to 8 sockets per board, one might wonder why SGI didn’t opt for the dual-socket-capable Nehalem EP chips. Apparently, EX was chosen because it offered more QPI and memory bandwidth, both of which were essential to the UV design. In any case, the Nehalem EP design does not lend itself to external node controllers, such as the UV hub.

The Altix UV 100 is aimed at the mid-range market, scaling from a single 3U rackmount unit containing two dual-socket blades, up to a 7 teraflop, 96-socket machine that fits into a couple of racks. The upper limit on memory capacity on this product is 6 TB. The UV 100 is aimed at users who need a moderate to large SMP environment for their x86 applications. At the maximum 96-socket configuration, 768 cores are available, which doubles to 1,536 threads thanks to Nehalem-style multithreading support.

The Altix UV 1000 is a cabinet solution that scales all the way to the top, that is, 256 sockets (yielding 2,048 cores or 4,096 threads) and 16 TB of memory. At the max configuration, this model delivers 18.6 peak teraflops in a 42U space. The 16 TB limit on the UV 1000 corresponds to the maximum memory reach of the Intel Nehalem processor. However, the UV 1000 design can actually scale beyond this limit by connecting multiple 256-socket systems in a 2-D torus topology. In this case, the system would be partitioned with multiple OS images but support a much larger shared global address space — up into petabytes. The upper limit supported by the UV hub is 32,768 sockets, which would equate to about 2 petaflops. SGI is certainly willing to help interested parties develop such systems, but the vast majority of customers will be able to fit their applications within the 256-socket, single system image machine.

Note the current Itanium-based Altix 4700 reaches to 128 GB because that CPU’s memory address is wider, although core count on those systems tops out at 1024. That said, just getting a handful of terabytes of global memory on an x86 platform is likely to be a big attraction for HPC users. “We are seeing people ordering many more terabytes of memory on UV than they ever did on Altix with Itanium, simply because of the overall capability and the price-performance,” says Matzke.

Although UV supports highly-scaled applications in a global memory model, today the majority of global memory applications scale to just 32 or maybe 64 threads. However, UV, like most shared memory machines, can also deliver great performance for MPI applications by properly exploiting the unified memory and the speed of the interconnect fabric. Moreover, an MPI offload engine has been incorporated into the UV hub to further accelerate this class of applications. SGI has demonstrated a 3X improvement in the HPCC GUPS benchmark with the offload engine enabled. According to Matzke, “70 percent of the people that buy these systems are running MPI, but have other application demands that make it really shine on this kind of an architecture.”

According to Geoffrey Noer, SGI’s senior director of product marketing, the company is currently taking orders for the new UV machines, with the first shipments expected by second quarter of 2010 (following Intel’s release of the Nehalem EX CPUs). Initial customers include the University of Tennessee (1024 cores, 4 TB memory), the North German Supercomputing Alliance, known as HLRN (two systems, 4,352 cores, 18 TB memory), CALMIP in France (128 cores, 1 TB memory), and the University of Hokkaido (180 cores, 360 GB memory). A number of UV systems have also been purchased by the federal government for certain “defense applications” (which shall remain nameless). SGI is not making UV pricing public, but potential buyers can always obtain a quote under NDA.

Although many customers using Itanium Altix systems will undoubtedly transition to the x86 UV platform, Noer says SGI will continue to offer the Altix 450 and 4700 systems. And even though they are not publicly divulging specific plans for future Itanium-based shared memory machines, Noer did have this to offer: “It’s important not to look at Altix UV as a direct replacement for the 4700…. We are working with Intel on next-generation processor technologies as well.  For those customers that are getting the benefits out of the larger address space and benefits with the 4700, they absolutely don’t need to switch to Altix UV.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This