IBM Ponders the Exascale

By Michael Feldman

December 9, 2009

Over the next ten years of HPC history, the mainstream teraflop systems of today will evolve into the petaflop systems of tomorrow, while the leading-edge petaflop supercomputers will be replaced by exaflop machines. Of course, it will be up to a select few high performance computing vendors to fulfill this vision. As the most diverse player in the HPC server business, IBM has some unique advantages as it charts a path toward the exascale milestone.

One challenge for IBM will be to decide what roles its current server architectures play in the upcoming decade. Today, the company offers three basic platforms: its various flavors of x86 clusters, the Blue Gene architecture, and Power-based systems. That mix enables the company not only to own a big chunk of the overall HPC server market — 26 percent in 2008, according to IDC — but also to claim a dominant position in creating the top supercomputing systems in the world. In the latest TOP500 rankings from November 2009, IBM claimed 35 percent of the aggregate Linpack FLOPS of the machines on that list, which happens to be tops among all vendors.

According to Dave Turek, vice president for Deep Computing at IBM, even though the commercial (read mainstream) HPC market is growing faster than the cutting edge systems, it’s commitment to elite supercomputing remains strong. The rationale is that investments in high-end technology, both hardware and software, will trickle down to mid-range and low-end systems. For example, advancements in water cooling technology, which used to be a feature only in top-of-the-line machines, have spread into mainstream servers like IBM’s iDataPlex offerings. In fact, Turek expects the investments at the high end will reap greater benefits in the future than they have in the past, simply because the base of opportunity will grow more dramatically.

According to him, over the next few years, petascale computing offerings at IBM will be represented by PowerPC-based Blue Gene (/P and /Q) and Power7-based systems. “The Power side of the equation, in its various forms, will really be the centerpiece of what we do toward exascale,” says Turek. Note that PowerPC is actually an offshoot of the original Power CPUs — they have overlapping instruction sets (although the PowerPC pedigree is in low-power embedded applications, while Power CPUs have always been high-end server chips). The other interesting aspect to this is that if you discount the minor role Sparc plays, the Power and PowerPC architectures represents the last vestige of RISC CPUs in high performance computing.

At this point, IBM is much less interested in pushing x86 into multi-petaflop systems, as some of its competitors like Cray and SGI are doing, not only because of the difficulties of scaling systems based on general-purpose CPUs, but also because IBM has the luxury of driving its supercomputing aspirations with in-house technology.

Over the next few years, the Power7-based system will start to come into its own at the high end, thanks in no small part to the HPCS DARPA program which helped to drive IBM’s Power roadmap into the multi-petaflop domain. The first commercial Power7-based servers will start shipping in the first half of 2010, but its big HPC debut will be in 2011, when the “Blue Waters” supercomputer boots up at the University of Illinois at Urbana-Champaign. That machine is aiming at 10 petaflops, which is about five time the performance of ORNL’s Jaguar, the current supercomputing champ. When Blue Waters deploys it may not be the fastest supercomputer in the world, although it will surely be among the top systems.

At the recent SC09 conference, IBM was displaying some of its HPC Power7 server gear, and there was plenty to be impressed about. As expected, the Power7 implementation encompasses 8 cores and supports 4 threads per core in SMT fashion. The die contains 32 MB of embedded DRAM (EDRAM) cache, rather than static RAM (SRAM), which is faster but draws more power and requires more transistor real estate. Two DDR3 memory controllers per CPU are able to deliver 100 GB/sec of memory bandwidth (providing about 0.5 bytes per FLOP). The node includes 4 chips in a multi-chip module (MCM), 8 of which can fit in a 2U chassis, delivering about 8 teraflops of raw computing power.

As you might imagine, that much performance required a good deal of power, which is estimated to be around 800 watts per module. But since the promised performance is so high, you need far fewer servers than you would in a conventional x86-based systems to deliver comparable performance. By necessity, these HPC Power7 nodes will be water cooled, right down to the level of the chip modules themselves, greatly improving the energy efficiency.

In general, the overall design of these cutting-edge systems is focused on getting the most FLOPS/watt in the densest possible configuration. As IBM considers how to achieve three orders of magnitude improvement to reach the exaflop level in the next decade, both density and power are at the forefront of their concerns. “The energy problem, in particular, is a multi-headed hydra,” says Turek.

For years, system designers have focused on the power drawn by the CPU. Now the I/O and memory subsystems are starting to get the attention they deserve. “For exascale systems, our calculations are that the memory subsystem, left to its own devices, would be consuming on the order of 80 megawatts of power,” says Turek. According to him, the power draw by the system interconnect would be roughly the same.

The problem, of course, is that power and, to a lesser extent, space, are limited resources. They’re also resources that are not distributed evenly across the globe, which is why people are talking about deploying supercomputers in Iceland — a place where power, cooling, and real estate are rather inexpensive. However, that doesn’t help IBM or any other computer vendor very much. “From a business perspective you want to pursue a pathway that takes geography out of the question, in terms of who gets to buy and who gets to deploy,” says Turek.

It’s an open question whether Power-based systems or the Blue Gene franchise will make the trip to exascale. Like other vendors’ roadmaps, IBM’s only ventures a couple of years into the future. For the time being, the company has apparently killed the HPC Cell variant line (PowerXCell) that went into the company’s QS22 blades and powered its famous Roadrunner supercomputer. However, some Cell processor DNA will probably end up in future chips (and even in the current Power7 CPU according to a recent CNET News report) since vector-style computing seems like the shortest path to exaflops right now. And although IBM has no current plans to embrace GPGPUs in a big way, events over the next several years could always change its calculation. “Nothing stays static, for long,” concludes Turek. “That’s for sure.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This