IBM Ponders the Exascale

By Michael Feldman

December 9, 2009

Over the next ten years of HPC history, the mainstream teraflop systems of today will evolve into the petaflop systems of tomorrow, while the leading-edge petaflop supercomputers will be replaced by exaflop machines. Of course, it will be up to a select few high performance computing vendors to fulfill this vision. As the most diverse player in the HPC server business, IBM has some unique advantages as it charts a path toward the exascale milestone.

One challenge for IBM will be to decide what roles its current server architectures play in the upcoming decade. Today, the company offers three basic platforms: its various flavors of x86 clusters, the Blue Gene architecture, and Power-based systems. That mix enables the company not only to own a big chunk of the overall HPC server market — 26 percent in 2008, according to IDC — but also to claim a dominant position in creating the top supercomputing systems in the world. In the latest TOP500 rankings from November 2009, IBM claimed 35 percent of the aggregate Linpack FLOPS of the machines on that list, which happens to be tops among all vendors.

According to Dave Turek, vice president for Deep Computing at IBM, even though the commercial (read mainstream) HPC market is growing faster than the cutting edge systems, it’s commitment to elite supercomputing remains strong. The rationale is that investments in high-end technology, both hardware and software, will trickle down to mid-range and low-end systems. For example, advancements in water cooling technology, which used to be a feature only in top-of-the-line machines, have spread into mainstream servers like IBM’s iDataPlex offerings. In fact, Turek expects the investments at the high end will reap greater benefits in the future than they have in the past, simply because the base of opportunity will grow more dramatically.

According to him, over the next few years, petascale computing offerings at IBM will be represented by PowerPC-based Blue Gene (/P and /Q) and Power7-based systems. “The Power side of the equation, in its various forms, will really be the centerpiece of what we do toward exascale,” says Turek. Note that PowerPC is actually an offshoot of the original Power CPUs — they have overlapping instruction sets (although the PowerPC pedigree is in low-power embedded applications, while Power CPUs have always been high-end server chips). The other interesting aspect to this is that if you discount the minor role Sparc plays, the Power and PowerPC architectures represents the last vestige of RISC CPUs in high performance computing.

At this point, IBM is much less interested in pushing x86 into multi-petaflop systems, as some of its competitors like Cray and SGI are doing, not only because of the difficulties of scaling systems based on general-purpose CPUs, but also because IBM has the luxury of driving its supercomputing aspirations with in-house technology.

Over the next few years, the Power7-based system will start to come into its own at the high end, thanks in no small part to the HPCS DARPA program which helped to drive IBM’s Power roadmap into the multi-petaflop domain. The first commercial Power7-based servers will start shipping in the first half of 2010, but its big HPC debut will be in 2011, when the “Blue Waters” supercomputer boots up at the University of Illinois at Urbana-Champaign. That machine is aiming at 10 petaflops, which is about five time the performance of ORNL’s Jaguar, the current supercomputing champ. When Blue Waters deploys it may not be the fastest supercomputer in the world, although it will surely be among the top systems.

At the recent SC09 conference, IBM was displaying some of its HPC Power7 server gear, and there was plenty to be impressed about. As expected, the Power7 implementation encompasses 8 cores and supports 4 threads per core in SMT fashion. The die contains 32 MB of embedded DRAM (EDRAM) cache, rather than static RAM (SRAM), which is faster but draws more power and requires more transistor real estate. Two DDR3 memory controllers per CPU are able to deliver 100 GB/sec of memory bandwidth (providing about 0.5 bytes per FLOP). The node includes 4 chips in a multi-chip module (MCM), 8 of which can fit in a 2U chassis, delivering about 8 teraflops of raw computing power.

As you might imagine, that much performance required a good deal of power, which is estimated to be around 800 watts per module. But since the promised performance is so high, you need far fewer servers than you would in a conventional x86-based systems to deliver comparable performance. By necessity, these HPC Power7 nodes will be water cooled, right down to the level of the chip modules themselves, greatly improving the energy efficiency.

In general, the overall design of these cutting-edge systems is focused on getting the most FLOPS/watt in the densest possible configuration. As IBM considers how to achieve three orders of magnitude improvement to reach the exaflop level in the next decade, both density and power are at the forefront of their concerns. “The energy problem, in particular, is a multi-headed hydra,” says Turek.

For years, system designers have focused on the power drawn by the CPU. Now the I/O and memory subsystems are starting to get the attention they deserve. “For exascale systems, our calculations are that the memory subsystem, left to its own devices, would be consuming on the order of 80 megawatts of power,” says Turek. According to him, the power draw by the system interconnect would be roughly the same.

The problem, of course, is that power and, to a lesser extent, space, are limited resources. They’re also resources that are not distributed evenly across the globe, which is why people are talking about deploying supercomputers in Iceland — a place where power, cooling, and real estate are rather inexpensive. However, that doesn’t help IBM or any other computer vendor very much. “From a business perspective you want to pursue a pathway that takes geography out of the question, in terms of who gets to buy and who gets to deploy,” says Turek.

It’s an open question whether Power-based systems or the Blue Gene franchise will make the trip to exascale. Like other vendors’ roadmaps, IBM’s only ventures a couple of years into the future. For the time being, the company has apparently killed the HPC Cell variant line (PowerXCell) that went into the company’s QS22 blades and powered its famous Roadrunner supercomputer. However, some Cell processor DNA will probably end up in future chips (and even in the current Power7 CPU according to a recent CNET News report) since vector-style computing seems like the shortest path to exaflops right now. And although IBM has no current plans to embrace GPGPUs in a big way, events over the next several years could always change its calculation. “Nothing stays static, for long,” concludes Turek. “That’s for sure.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Leading Solution Providers

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This