IBM Ponders the Exascale

By Michael Feldman

December 9, 2009

Over the next ten years of HPC history, the mainstream teraflop systems of today will evolve into the petaflop systems of tomorrow, while the leading-edge petaflop supercomputers will be replaced by exaflop machines. Of course, it will be up to a select few high performance computing vendors to fulfill this vision. As the most diverse player in the HPC server business, IBM has some unique advantages as it charts a path toward the exascale milestone.

One challenge for IBM will be to decide what roles its current server architectures play in the upcoming decade. Today, the company offers three basic platforms: its various flavors of x86 clusters, the Blue Gene architecture, and Power-based systems. That mix enables the company not only to own a big chunk of the overall HPC server market — 26 percent in 2008, according to IDC — but also to claim a dominant position in creating the top supercomputing systems in the world. In the latest TOP500 rankings from November 2009, IBM claimed 35 percent of the aggregate Linpack FLOPS of the machines on that list, which happens to be tops among all vendors.

According to Dave Turek, vice president for Deep Computing at IBM, even though the commercial (read mainstream) HPC market is growing faster than the cutting edge systems, it’s commitment to elite supercomputing remains strong. The rationale is that investments in high-end technology, both hardware and software, will trickle down to mid-range and low-end systems. For example, advancements in water cooling technology, which used to be a feature only in top-of-the-line machines, have spread into mainstream servers like IBM’s iDataPlex offerings. In fact, Turek expects the investments at the high end will reap greater benefits in the future than they have in the past, simply because the base of opportunity will grow more dramatically.

According to him, over the next few years, petascale computing offerings at IBM will be represented by PowerPC-based Blue Gene (/P and /Q) and Power7-based systems. “The Power side of the equation, in its various forms, will really be the centerpiece of what we do toward exascale,” says Turek. Note that PowerPC is actually an offshoot of the original Power CPUs — they have overlapping instruction sets (although the PowerPC pedigree is in low-power embedded applications, while Power CPUs have always been high-end server chips). The other interesting aspect to this is that if you discount the minor role Sparc plays, the Power and PowerPC architectures represents the last vestige of RISC CPUs in high performance computing.

At this point, IBM is much less interested in pushing x86 into multi-petaflop systems, as some of its competitors like Cray and SGI are doing, not only because of the difficulties of scaling systems based on general-purpose CPUs, but also because IBM has the luxury of driving its supercomputing aspirations with in-house technology.

Over the next few years, the Power7-based system will start to come into its own at the high end, thanks in no small part to the HPCS DARPA program which helped to drive IBM’s Power roadmap into the multi-petaflop domain. The first commercial Power7-based servers will start shipping in the first half of 2010, but its big HPC debut will be in 2011, when the “Blue Waters” supercomputer boots up at the University of Illinois at Urbana-Champaign. That machine is aiming at 10 petaflops, which is about five time the performance of ORNL’s Jaguar, the current supercomputing champ. When Blue Waters deploys it may not be the fastest supercomputer in the world, although it will surely be among the top systems.

At the recent SC09 conference, IBM was displaying some of its HPC Power7 server gear, and there was plenty to be impressed about. As expected, the Power7 implementation encompasses 8 cores and supports 4 threads per core in SMT fashion. The die contains 32 MB of embedded DRAM (EDRAM) cache, rather than static RAM (SRAM), which is faster but draws more power and requires more transistor real estate. Two DDR3 memory controllers per CPU are able to deliver 100 GB/sec of memory bandwidth (providing about 0.5 bytes per FLOP). The node includes 4 chips in a multi-chip module (MCM), 8 of which can fit in a 2U chassis, delivering about 8 teraflops of raw computing power.

As you might imagine, that much performance required a good deal of power, which is estimated to be around 800 watts per module. But since the promised performance is so high, you need far fewer servers than you would in a conventional x86-based systems to deliver comparable performance. By necessity, these HPC Power7 nodes will be water cooled, right down to the level of the chip modules themselves, greatly improving the energy efficiency.

In general, the overall design of these cutting-edge systems is focused on getting the most FLOPS/watt in the densest possible configuration. As IBM considers how to achieve three orders of magnitude improvement to reach the exaflop level in the next decade, both density and power are at the forefront of their concerns. “The energy problem, in particular, is a multi-headed hydra,” says Turek.

For years, system designers have focused on the power drawn by the CPU. Now the I/O and memory subsystems are starting to get the attention they deserve. “For exascale systems, our calculations are that the memory subsystem, left to its own devices, would be consuming on the order of 80 megawatts of power,” says Turek. According to him, the power draw by the system interconnect would be roughly the same.

The problem, of course, is that power and, to a lesser extent, space, are limited resources. They’re also resources that are not distributed evenly across the globe, which is why people are talking about deploying supercomputers in Iceland — a place where power, cooling, and real estate are rather inexpensive. However, that doesn’t help IBM or any other computer vendor very much. “From a business perspective you want to pursue a pathway that takes geography out of the question, in terms of who gets to buy and who gets to deploy,” says Turek.

It’s an open question whether Power-based systems or the Blue Gene franchise will make the trip to exascale. Like other vendors’ roadmaps, IBM’s only ventures a couple of years into the future. For the time being, the company has apparently killed the HPC Cell variant line (PowerXCell) that went into the company’s QS22 blades and powered its famous Roadrunner supercomputer. However, some Cell processor DNA will probably end up in future chips (and even in the current Power7 CPU according to a recent CNET News report) since vector-style computing seems like the shortest path to exaflops right now. And although IBM has no current plans to embrace GPGPUs in a big way, events over the next several years could always change its calculation. “Nothing stays static, for long,” concludes Turek. “That’s for sure.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This