Analysts Speculate on Larrabee Flap

By Michael Feldman

December 11, 2009

As we reported on Monday, the life story of Intel’s manycore GPU processor architecture, codenamed “Larrabee,” has taken an interesting twist. Late last week, the company canceled the rollout of the first Larrabee product, slated to debut next year, while leaving the door open to future graphics and HPC offerings. IT analysts reacted in force, offering a range of speculation on Intel’s decision and what the company’s next move might be.

Like many graphics industry watchers, analyst Jon Peddie figured Intel looked at the flattening growth numbers for discrete GPUs and decided Larrabee didn’t have what it takes to compete in a tightening market. But he’s less sure if Intel will regroup and make a second stab at a discrete GPU platform or switch the focus of the technology to HPC.

In his blog this week, Peddie implied — as Intel also seemed to do in their brief announcement — that the next step for the technology would, in fact, be in high performance computing:

Intel has made a hard decision and we think a correct one. Larrabee silicon was pretty much proven, and the demonstration at SC09 of measured performance hitting 1 TFLOPS (albeit with a little clock tweaking) on a SGEMM Performance test (4K by 4K Matrix Multiply) was impressive. Interestingly it was a computer measurement, not a graphics measurement. Maybe the die had been cast then (no pun intended) with regard to Larrabee’s future.

Of course, 1 teraflop of single precision (for an overclocked chip, by the way) is no great shakes for GPUs these days. Although SGEMM benchmark results are unavailable for NVIDIA and AMD GPU silicon, in general, graphics chips are already well into multi-teraflop territory, with even more performance on the way. And as NVIDIA quickly found out, most of the action in HPC is in the double precision arena anyway.

GigaOM’s Stacey Higginbotham opines that Intel maybe tried to push the x86 beyond its natural abilities by forcing it into the GPU mold. She writes this week:

For Intel, the question becomes, how far can the x86 architecture stretch? Its Larrabee delay suggests that using x86 to develop a decent graphics processor may work, but it can’t compete against specialty GPUs.

The implication here is that Intel learned the wrong lesson from Itanium, that is, x86 compatibility trumps everything else. In the case of discrete GPUs, that’s less likely to be true. The software ecosystem is focused at the API level (e.g., OpenGL and DirectX) rather than the ISA. But for general-purpose GPU computing, x86 compatibility still may make some sense. Like Peddie, Higginbotham thinks the second coming of Larrabee is likely to appear in HPC.

Nathan Brookwood, principal analyst at Insight 64, also expects Intel to deliver a new and improved Larrabee. He writes:

Eventually, although not before 2011, a next generation Larrabee will emerge. Intel always learns from its mistakes, so this new design will avoid the problems that crippled the first generation design. They can replace the archaic Pentium-era core used in the Gen 1 Larrabee with their new, power-efficient Atom core (that was not yet complete when they started Gen 1 in 2007) and thus tame the chip’s power appetite.

However Brookwood goes on to say that the delay blunts Intel’s natural advantage in x86 software, since OpenCL, DirectCompute and CUDA will be that much more mature two years down the road. He points to the recent SC09 conference as evidence of how much momentum has already beem built around GPU computing.

The wildest reaction to the Larrabee news comes from industry reporter Bob Cringely, whose commentary headline says it all: Intel Will Buy nVIDIA. Cringely speculates that Intel wants NVIDIA mainly for its integrated Tegra chips for mobile platforms, and had to get rid of Larrabee to remove the appearance of creating an uncompetitive GPU market. He writes:

.Intel had to do something the minute AMD bought ATi. Now with Larrabee gone Intel has no real choice but to buy another company to remain in contention. The only such company available is nVIDIA.

He also speculated that the resolution of the Intel-AMD lawsuit was a setup to prevent AMD from objecting to a future Intel-NVIDIA merger. If you’re a fan of corporate intrigue, you’ll love Cringely’s take on the situation. But this merger idea has a whole host of problems, not the least of which is that these two companies are fundamentally incompatible. As Jon Peddie writes in a follow-on blog post: “The cultural differences, acrimony, and belligerences between Intel and Nvidia run so deep it would be impossible to blend the organizations without a few homicides.”  Having seen NVIDIA CEO Jen-Hsun Huang espouse this business philosophy at the recent GPU Technology Conference, I tend to agree.

My take is that it’s still too early to count Intel out of the GPU computing game. Although this latest delay isn’t going to help its cause, the overall idea of using a manycore, vector-accelerated x86 design for general-purpose data parallel apps is a reasonable strategy. The chipmaker’s biggest mistake is that it tried to shoot at two fast-moving targets — traditional graphics and GPGPU — without the software expertise to pull it together. I don’t think they’ll make the same mistake again.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This