Convey Computer President’s Letter

By Nicole Hemsoth

January 19, 2010

The new year is a time for reflection, especially after the turbulent economic environment that marked 2009. In that spirit, HPCwire invited the HPC vendor community to post a new year’s message to our readers. First in the series is Bruce Toal, CEO, president and co-founder for Convey Computer.

Bruce Toal, CEO, President, Co-Founder Convey ComputerDear HPCwire Readers, Customers, and Colleagues,

For a new computer company, 2009 was a year of proving that technical innovation could thrive in the crushingly competitive high-performance computing marketplace. It was our year to acquire more investment capital, more customers, and release the production units of our hybrid-core computer into the marketplace.

Happily, 2009 was a remarkable year for Convey Computer Corporation. As pioneers of hybrid-core computing – a technology designed to help high-performance computers run faster while significantly reducing the energy they use – we closed $24.15 million in Series B financing in July. The round of funding was led by new investor, Braemar Energy Ventures. Series A investors CenterPoint Ventures, Intel Capital, InterWest Partners, Rho Ventures, and Xilinx® also participated. Convey was founded in 2006 and introduced its product, the Convey HC-1™, in November 2008. To date, Convey has received $39.25 million in venture funding.

Our investors were impressed that the Convey team met its milestones, including recently shipping beta and production units to customers who are using the systems in diverse applications such as bioinformatics, data mining, government, and oil and gas. In 2009, Convey announced two new board members with extensive technology experience: Jiong Ma, Ph.D., of Braemar Energy Ventures, and Joshua Ruch of Rho Ventures.

The new round of investment capital meant that we could begin to expand our employee infrastructure. We now have a talented and knowledgeable sales force with proven expertise in the high-performance computing. At the same time, we are building our customer support organization and other company functions to deal with scaling production. Convey also expanded internationally in 2009 when we signed a master reseller agreement with HMK Supercomputing GmbH, whichwill represent Convey Computer in Germany, Switzerland, and Austria.

2010: The Focus Sharpens on Green HPC

“Hybrid-core” is a new market space identified by Convey. A hybrid-core computer improves application performance by combining an x86 core with hardware that implements application-specific instructions. Hybrid-core computing was developed to address what we saw as a perfect storm of technology trends, including:

  1. The need to continue extracting application performance from hardware rather than transferring the burden to programmers
  2. The flattening — or even the decline — in processor clock rates
  3. The need to reduce the cost and the use of energy in our data centers

The energy issue is paramount. Convey’s hybrid-core technology helps customers reduce energy costs associated with high-performance computing because we use FPGAs to power our compute engines. To illustrate: a modern data center today can cost up to $200 million to build, with power and cooling costs making up half of the annual operating costs. Every watt required to power a server nominally requires another watt to cool it. On key HPC workloads, Convey’s HC-1 reduces the number of servers required dramatically. One rack of Convey servers can replace multiple racks of traditional application servers, which means that customers can realize dramatically lower power and cooling costs. One of our customers, for example, realized a 91% reduction in their power and cooling costs. And they’re pretty happy about that!

Reducing power without sacrificing performance is one of the most important issues facing the HPC community over the coming years. The reason Convey will continue to focus on “Green HPC” is simple: data center economics have changed. Energy costs are consuming half the IT operating budget and the cost of floor space is limiting. As we’ve heard from Dr. John Shalf, head of Berkeley Lab’s Science-Driven Systems Architecture team, “Energy efficiency has become a first-order design constraint for future systems. We really don’t see the current path of scaling up conventional hardware as sustainable either in terms of the initial hardware cost or the price of powering such systems over its lifetime.

2010: Where’s the Software?

The same issues that have been driving high-performance computing for the last couple of decades – more performance/less price – will continue into 2010 and beyond. In our view, the performance issue is one part hardware and two parts software.

Our motto at Convey is that the system which is easier to program wins. Convey is an application-specific, low power node. What continues to challenge HPC is that the cost of a programmer for one year is MORE than the cost of acquiring a teraflop (peak performance) system. This is one reason we engineered the Convey system with the hardware and software architecture as an extension to the x86 ecosystem. When presented with a familiar environment, programmers benefit from 100 percent productivity and portability.

Many applications have code that was written long ago – in some case 20 years ago! Many of these applications still have “serial math” as their underpinning. And, before we forget, the universe of programmers capable of writing parallel programs does not seem to have grown any over the years. Now, HPC applications are moving into a different application space called data-intensive computing. The computer centers at Google and Microsoft are substantially larger than what was once thought of as a “classic” HPC center. For example, Microsoft’s Chicago datacenter is 24,000 square meters, houses some one million servers, and is powered by two 300MW substations!

The industry needs to focus more on software productivity, just as we are doing at Convey. Admittedly, it takes time and money to redefine. Meanwhile, extracting performance from our portfolio of HPC applications is easiest for the programmer if the compiler does the work or, at minimum, provides the hints that point the programmer in the right direction. Plus, having a full suite of development tools available to help in the debug and optimization phases of development helps a lot. We believe this is another area where our cache coherent, virtual memory approach really shines – in being able to step through all phases of the program, whether executing on the x86 or on the Convey coprocessor in a single process space.

2010: New Architectures Bring New Opportunities for Discovery in HPC

As the future continues to bring innovation to the HPC marketplace, we will also continue to innovate with hybrid-core technologies.From our perspective, computer architectures will continue to evolve with a greater emphasis on application flexibility.

Fundamental to our mission is to design and develop personalities with instructions that can replace thousands of iterations of standard x86 instruction for a particular application space and with full ANSI standard FORTRAN, C, and C++compiler support.Our technology stimulates the imaginative talents of computer architects and algorithm experts. It is no longer an exercise in using a standard instruction set for optimal performance, but a creative challenge to define a set of instructions that are optimized for a set of applications. The innovation continues as computing experts can “teach” a compiler how to recognize certain program constructs and then invoke these instructions.

We saw this first-hand as we worked in 2009 to develop the new Financial Analytics Personality (FAP). One of the major problems facing developers of financial applications is that the instruction set of commodity processors doesn’t map well to many financial algorithms. Even a simple intrinsic function can take hundreds of instructions and, in many of these applications, that intrinsic function must be executed millions of times.

The Convey solution hard-wires these functions into the HC-1system hardware, which can be many times more efficient than a sequence of commodity instructions. The ANSI standard Convey compilers automatically recognize constructs in the application that can take advantage of the hardware speed-ups. In effect, the developer doesn’t need to know the intricacies of the hardware, yet they reap the performance benefits.

Application-specific instructions are not practical to implement within a microprocessor unless the market that can take advantage of them is sizable, which means large enough to cover the three or five year development costs. Potential application-specific instructions must then compete for processor die space with other uses for transistors (more cache, more cores, etc.). Using a reconfigurable fabric (FPGAs) reduces the design cycle to months instead of years and avoids the huge costs to produce a custom device. And reconfigurable fabric can be used for many application areas, each optimized for that specific mission without competing for device real estate against other uses or areas.

This is one reason why we believe that FPGAs – with the technology’s inherent application flexibility and energy efficiency – represent the best solution for delivering more raw performance, nimble application development, and energy-efficient computing.

In closing, here’s wishing all of us a very exciting 2010.

Best Regards,

Bruce Toal
CEO, President, Co-Founder
Convey Computer Corporation
Convey Computer

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Advancing Modular Supercomputing with DEEP and DEEP-ER Architectures

February 24, 2017

Knowing that the jump to exascale will require novel architectural approaches capable of delivering dramatic efficiency and performance gains, researchers around the world are hard at work on next-generation HPC systems. Read more…

By Sean Thielen

Weekly Twitter Roundup (Feb. 23, 2017)

February 23, 2017

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPE Server Shows Low Latency on STAC-N1 Test

February 22, 2017

The performance of trade and match servers can be a critical differentiator for financial trading houses. Read more…

By John Russell

HPC Financial Update (Feb. 2017)

February 22, 2017

In this recurring feature, we’ll provide you with financial highlights from companies in the HPC industry. Check back in regularly for an updated list with the most pertinent fiscal information. Read more…

By Thomas Ayres

HPE Extreme Performance Solutions

O&G Companies Create Value with High Performance Remote Visualization

Today’s oil and gas (O&G) companies are striving to process datasets that have become not only tremendously large, but extremely complex. And the larger that data becomes, the harder it is to move and analyze it – particularly with a workforce that could be distributed between drilling sites, offshore rigs, and remote offices. Read more…

Rethinking HPC Platforms for ‘Second Gen’ Applications

February 22, 2017

Just what constitutes HPC and how best to support it is a keen topic currently. Read more…

By John Russell

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

IDC: Will the Real Exascale Race Please Stand Up?

February 21, 2017

So the exascale race is on. And lots of organizations are in the pack. Government announcements from the US, China, India, Japan, and the EU indicate that they are working hard to make it happen – some sooner, some later. Read more…

By Bob Sorensen, IDC

ExxonMobil, NCSA, Cray Scale Reservoir Simulation to 700,000+ Processors

February 17, 2017

In a scaling breakthrough for oil and gas discovery, ExxonMobil geoscientists report they have harnessed the power of 717,000 processors – the equivalent of 22,000 32-processor computers – to run complex oil and gas reservoir simulation models. Read more…

By Doug Black

Advancing Modular Supercomputing with DEEP and DEEP-ER Architectures

February 24, 2017

Knowing that the jump to exascale will require novel architectural approaches capable of delivering dramatic efficiency and performance gains, researchers around the world are hard at work on next-generation HPC systems. Read more…

By Sean Thielen

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

IDC: Will the Real Exascale Race Please Stand Up?

February 21, 2017

So the exascale race is on. And lots of organizations are in the pack. Government announcements from the US, China, India, Japan, and the EU indicate that they are working hard to make it happen – some sooner, some later. Read more…

By Bob Sorensen, IDC

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

Drug Developers Use Google Cloud HPC in the Fight Against ALS

February 16, 2017

Within the haystack of a lethal disease such as ALS (amyotrophic lateral sclerosis / Lou Gehrig’s Disease) there exists, somewhere, the needle that will pierce this therapy-resistant affliction. Read more…

By Doug Black

Azure Edges AWS in Linpack Benchmark Study

February 15, 2017

The “when will clouds be ready for HPC” question has ebbed and flowed for years. Read more…

By John Russell

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

Leading Solution Providers

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

Dell Knights Landing Machine Sets New STAC Records

November 2, 2016

The Securities Technology Analysis Center, commonly known as STAC, has released a new report characterizing the performance of the Knight Landing-based Dell PowerEdge C6320p server on the STAC-A2 benchmarking suite, widely used by the financial services industry to test and evaluate computing platforms. The Dell machine has set new records for both the baseline Greeks benchmark and the large Greeks benchmark. Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

What Knights Landing Is Not

June 18, 2016

As we get ready to launch the newest member of the Intel Xeon Phi family, code named Knights Landing, it is natural that there be some questions and potentially some confusion. Read more…

By James Reinders, Intel

  • arrow
  • Click Here for More Headlines
  • arrow
Share This