Convey Computer President’s Letter

By Nicole Hemsoth

January 19, 2010

The new year is a time for reflection, especially after the turbulent economic environment that marked 2009. In that spirit, HPCwire invited the HPC vendor community to post a new year’s message to our readers. First in the series is Bruce Toal, CEO, president and co-founder for Convey Computer.

Bruce Toal, CEO, President, Co-Founder Convey ComputerDear HPCwire Readers, Customers, and Colleagues,

For a new computer company, 2009 was a year of proving that technical innovation could thrive in the crushingly competitive high-performance computing marketplace. It was our year to acquire more investment capital, more customers, and release the production units of our hybrid-core computer into the marketplace.

Happily, 2009 was a remarkable year for Convey Computer Corporation. As pioneers of hybrid-core computing – a technology designed to help high-performance computers run faster while significantly reducing the energy they use – we closed $24.15 million in Series B financing in July. The round of funding was led by new investor, Braemar Energy Ventures. Series A investors CenterPoint Ventures, Intel Capital, InterWest Partners, Rho Ventures, and Xilinx® also participated. Convey was founded in 2006 and introduced its product, the Convey HC-1™, in November 2008. To date, Convey has received $39.25 million in venture funding.

Our investors were impressed that the Convey team met its milestones, including recently shipping beta and production units to customers who are using the systems in diverse applications such as bioinformatics, data mining, government, and oil and gas. In 2009, Convey announced two new board members with extensive technology experience: Jiong Ma, Ph.D., of Braemar Energy Ventures, and Joshua Ruch of Rho Ventures.

The new round of investment capital meant that we could begin to expand our employee infrastructure. We now have a talented and knowledgeable sales force with proven expertise in the high-performance computing. At the same time, we are building our customer support organization and other company functions to deal with scaling production. Convey also expanded internationally in 2009 when we signed a master reseller agreement with HMK Supercomputing GmbH, whichwill represent Convey Computer in Germany, Switzerland, and Austria.

2010: The Focus Sharpens on Green HPC

“Hybrid-core” is a new market space identified by Convey. A hybrid-core computer improves application performance by combining an x86 core with hardware that implements application-specific instructions. Hybrid-core computing was developed to address what we saw as a perfect storm of technology trends, including:

  1. The need to continue extracting application performance from hardware rather than transferring the burden to programmers
  2. The flattening — or even the decline — in processor clock rates
  3. The need to reduce the cost and the use of energy in our data centers

The energy issue is paramount. Convey’s hybrid-core technology helps customers reduce energy costs associated with high-performance computing because we use FPGAs to power our compute engines. To illustrate: a modern data center today can cost up to $200 million to build, with power and cooling costs making up half of the annual operating costs. Every watt required to power a server nominally requires another watt to cool it. On key HPC workloads, Convey’s HC-1 reduces the number of servers required dramatically. One rack of Convey servers can replace multiple racks of traditional application servers, which means that customers can realize dramatically lower power and cooling costs. One of our customers, for example, realized a 91% reduction in their power and cooling costs. And they’re pretty happy about that!

Reducing power without sacrificing performance is one of the most important issues facing the HPC community over the coming years. The reason Convey will continue to focus on “Green HPC” is simple: data center economics have changed. Energy costs are consuming half the IT operating budget and the cost of floor space is limiting. As we’ve heard from Dr. John Shalf, head of Berkeley Lab’s Science-Driven Systems Architecture team, “Energy efficiency has become a first-order design constraint for future systems. We really don’t see the current path of scaling up conventional hardware as sustainable either in terms of the initial hardware cost or the price of powering such systems over its lifetime.

2010: Where’s the Software?

The same issues that have been driving high-performance computing for the last couple of decades – more performance/less price – will continue into 2010 and beyond. In our view, the performance issue is one part hardware and two parts software.

Our motto at Convey is that the system which is easier to program wins. Convey is an application-specific, low power node. What continues to challenge HPC is that the cost of a programmer for one year is MORE than the cost of acquiring a teraflop (peak performance) system. This is one reason we engineered the Convey system with the hardware and software architecture as an extension to the x86 ecosystem. When presented with a familiar environment, programmers benefit from 100 percent productivity and portability.

Many applications have code that was written long ago – in some case 20 years ago! Many of these applications still have “serial math” as their underpinning. And, before we forget, the universe of programmers capable of writing parallel programs does not seem to have grown any over the years. Now, HPC applications are moving into a different application space called data-intensive computing. The computer centers at Google and Microsoft are substantially larger than what was once thought of as a “classic” HPC center. For example, Microsoft’s Chicago datacenter is 24,000 square meters, houses some one million servers, and is powered by two 300MW substations!

The industry needs to focus more on software productivity, just as we are doing at Convey. Admittedly, it takes time and money to redefine. Meanwhile, extracting performance from our portfolio of HPC applications is easiest for the programmer if the compiler does the work or, at minimum, provides the hints that point the programmer in the right direction. Plus, having a full suite of development tools available to help in the debug and optimization phases of development helps a lot. We believe this is another area where our cache coherent, virtual memory approach really shines – in being able to step through all phases of the program, whether executing on the x86 or on the Convey coprocessor in a single process space.

2010: New Architectures Bring New Opportunities for Discovery in HPC

As the future continues to bring innovation to the HPC marketplace, we will also continue to innovate with hybrid-core technologies.From our perspective, computer architectures will continue to evolve with a greater emphasis on application flexibility.

Fundamental to our mission is to design and develop personalities with instructions that can replace thousands of iterations of standard x86 instruction for a particular application space and with full ANSI standard FORTRAN, C, and C++compiler support.Our technology stimulates the imaginative talents of computer architects and algorithm experts. It is no longer an exercise in using a standard instruction set for optimal performance, but a creative challenge to define a set of instructions that are optimized for a set of applications. The innovation continues as computing experts can “teach” a compiler how to recognize certain program constructs and then invoke these instructions.

We saw this first-hand as we worked in 2009 to develop the new Financial Analytics Personality (FAP). One of the major problems facing developers of financial applications is that the instruction set of commodity processors doesn’t map well to many financial algorithms. Even a simple intrinsic function can take hundreds of instructions and, in many of these applications, that intrinsic function must be executed millions of times.

The Convey solution hard-wires these functions into the HC-1system hardware, which can be many times more efficient than a sequence of commodity instructions. The ANSI standard Convey compilers automatically recognize constructs in the application that can take advantage of the hardware speed-ups. In effect, the developer doesn’t need to know the intricacies of the hardware, yet they reap the performance benefits.

Application-specific instructions are not practical to implement within a microprocessor unless the market that can take advantage of them is sizable, which means large enough to cover the three or five year development costs. Potential application-specific instructions must then compete for processor die space with other uses for transistors (more cache, more cores, etc.). Using a reconfigurable fabric (FPGAs) reduces the design cycle to months instead of years and avoids the huge costs to produce a custom device. And reconfigurable fabric can be used for many application areas, each optimized for that specific mission without competing for device real estate against other uses or areas.

This is one reason why we believe that FPGAs – with the technology’s inherent application flexibility and energy efficiency – represent the best solution for delivering more raw performance, nimble application development, and energy-efficient computing.

In closing, here’s wishing all of us a very exciting 2010.

Best Regards,

Bruce Toal
CEO, President, Co-Founder
Convey Computer Corporation
Convey Computer

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Launches Massive 100 Petaflops ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Japan Plans Super-Efficient AI Supercomputer

November 28, 2016

Japan intends to deploy a 130-petaflops (half-precision) supercomputer by early 2018 as part of a 19.5 billion yen ($173 million) project called ABCI (for AI Bridging Cloud Infrastructure). Read more…

By Tiffany Trader

AWS Launches Massive 100 Petaflops ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This