Chips Ahoy: Vendors Show Off Their Latest Silicon

By Michael Feldman

February 9, 2010

Chipmakers converged on San Francisco this week to talk up their newest semiconductor products at the International Solid State Circuits Conference (ISSCC). Of particular interest to the HPC crowd are Intel’s Westmere EP and “Tukwila” Itanium 9300, and IBM’s POWER7.

In truth, the new quad-core Tukwila is not likely to have much of an impact on HPC. SGI is the only real hope that this seventh-generation Itanium will see any supercomputing action. Under the new Rackable leadership, SGI has left a lot to the imagination as far as possible Itanium-equipped Altix systems. SGI previewed its Nehalem EX-based Altix UV servers last November, and implied there would be Itanium-based versions of UV at some point, but has yet to talk about any products.

It might be relatively straightforward for SGI to build a Tukwila-based UV. The Itanium 9300 processors share platform components with Nehalem EX, including the QuickPath Interconnect (QPI), the Scalable Memory Interconnect, the 7500 Memory Buffer, and the I/O hub. Because of this commonality, Intel says manufacturers could use a common node controller for both Nehalem EX and Itanium 9300 systems. Given that SGI has already built a UV hub node controller for its shared memory systems, the company may have an easy path to an Itanium UV product.

But in general, the new Itanium is being targeted for mission-critical systems in the enterprise. These are typically high-end servers that can’t tolerate any downtime, and are especially valued for high-volume transactional applications in industries like energy, health care, telecom and manufacturing. According to Intel, Itanium’s penetration into this market is growing, reaching $5 billion in 2008 (estimated to be $4 billion in 2009 due to the recession). The chipmaker also points to a growing roster of OEMs that will be offering Itanium 9300-based machines, including Bull, HP, NEC, Hitachi, and new Itanium converts, Supermicro and China-based Inspur.

By contrast, the Westmere EP is guaranteed to see plenty of HPC action. The new Xeon chip is the 32 nm shrink of the highly popular quad-core Nehalem EP for dual-socket servers. Intel’s x86 franchise is represented by nearly 400 of the top 500 HPC systems in the world, a proportion that is likely even higher in the overall HPC server space. Intel hasn’t locked down a date when the new Xeons will start shipping, although the plan is to get them on the street in the first half of 2010.

The new features of Westmere can be summed up thusly: six cores and 12 MB of cache. That represents a 50 percent increase compared to Nehalem EP. The smaller transistor geometries mean Intel engineers were able to cram over a billion transistors on the die, which is apparently enough silicon real estate to add the two additional cores and 4 MB more cache. A quad-core variant of the Westmere EP will also be available at some point.

Even with the additional cores and cache, there was some spare silicon left over to add support for special AES (Advanced Encryption Standard) instructions, which, as its name implies, is aimed at speeding up encryption/decryption software. The engineers also came up with some additional power gating smarts to Westmere, allowing the processor to shut down processor components other than the actual processor cores (like the L3 cache, QPI interfaces, and memory controller), although it’s not clear if this feature will be available in the Xeon server parts.

Since Intel did its big architectural reset last year with the Nehalem redesign, all the goodies from that generation — integrated memory controller, QPI interface, “Hyper-Threading,” etc. — will be carried over to the Westmere processor. That should guarantee socket compatibility with the chipsets and DDR3 memory used in the Nehalem EP machines. Whether or not this means HPC users will be swapping out Nehalem EP parts with their Westmere counterparts remains to be seen.

Finally, IBM officially launched its much-anticipated POWER7 processor this week. The new chips are aimed at high-end enterprise and supercomputing servers, and also support large-scale transaction processing and analytics workloads across all application domains. In conjunction with the chip launch, four POWER7-equipped server systems were also announced: the Power 780, 770, 755, and 750. “These are the most flexible systems ever made by any company in the world,” boasted Ross Mauri, general manager of IBM Power Systems.

Hyperbole aside, of the three chips mentioned in this article, the POWER7 is the definite performance leader. In a clear departure from the POWER6 design, which delivered high clock speeds (up to 5 GHz), dual-core processors and off-chip L3 cache, the POWER7 retreats a bit on the clock speed (3 to 4 GHz), but comes with up to 8 cores and 32 MB of on-chip L3. Compare this to Tukwila at 4 cores and 24 MB of L3, and Westmere EP at 6 cores and 12 MB. Note that both the Intel chips execute up to two threads per core simultaneously, while the POWER7 can go up to four threads. The comparison with Westmere is especially interesting since IBM managed to get two more cores, two more threads per core, and 20 more megabytes of L3 cache using roughly the same number of transistors: 1.2 billion for POWER7 versus 1.17 billion for Westmere EP.

So how did Big Blue manage to make the most of its die real estate? The biggest contributor was IBM’s decision to go with embedded DRAM (eDRAM) for the on-chip L3 cache. Compared to traditional SRAM-based L3, which uses six transistors per bit, eDRAM uses just one transistor plus one capacitor. According to IBM, if they relied on SRAM technology, the equivalent chip would have consumed around 2 billion transistors and used significantly more power.

Given the x86 juggernaut in high performance computing, it’s not clear how much of the market POWER7 will grab. It was interesting that IBM’s press release included a podcast with Cindy Farach-Carson, associate vice provost for Research at Rice University and a professor of biochemistry and cell biology, who was introduced as an early user of POWER7 technology. Her work involves analyzing cancer genomic data to find the micro-RNA sequence responsible for turning slow growing cancers into more invasive and deadly variants.

The Power 755 server is the POWER7 product IBM has built for the HPC market. A 755 box contains four POWER7 processors, and since each core can execute up to four threads, a single node has the capability to run 128 threads simultaneously. Presumably this is the server (or a version thereof) that will go into the multi-petaflop Blue Waters supercomputer destined for the University of Illinois at Urbana-Champaign/NCSA sometime in 2011. In the interim, IBM is hoping other HPC users latch on to POWER7. If not, IBM will be happy to sell you a Westmere EP cluster.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This