Chips Ahoy: Vendors Show Off Their Latest Silicon

By Michael Feldman

February 9, 2010

Chipmakers converged on San Francisco this week to talk up their newest semiconductor products at the International Solid State Circuits Conference (ISSCC). Of particular interest to the HPC crowd are Intel’s Westmere EP and “Tukwila” Itanium 9300, and IBM’s POWER7.

In truth, the new quad-core Tukwila is not likely to have much of an impact on HPC. SGI is the only real hope that this seventh-generation Itanium will see any supercomputing action. Under the new Rackable leadership, SGI has left a lot to the imagination as far as possible Itanium-equipped Altix systems. SGI previewed its Nehalem EX-based Altix UV servers last November, and implied there would be Itanium-based versions of UV at some point, but has yet to talk about any products.

It might be relatively straightforward for SGI to build a Tukwila-based UV. The Itanium 9300 processors share platform components with Nehalem EX, including the QuickPath Interconnect (QPI), the Scalable Memory Interconnect, the 7500 Memory Buffer, and the I/O hub. Because of this commonality, Intel says manufacturers could use a common node controller for both Nehalem EX and Itanium 9300 systems. Given that SGI has already built a UV hub node controller for its shared memory systems, the company may have an easy path to an Itanium UV product.

But in general, the new Itanium is being targeted for mission-critical systems in the enterprise. These are typically high-end servers that can’t tolerate any downtime, and are especially valued for high-volume transactional applications in industries like energy, health care, telecom and manufacturing. According to Intel, Itanium’s penetration into this market is growing, reaching $5 billion in 2008 (estimated to be $4 billion in 2009 due to the recession). The chipmaker also points to a growing roster of OEMs that will be offering Itanium 9300-based machines, including Bull, HP, NEC, Hitachi, and new Itanium converts, Supermicro and China-based Inspur.

By contrast, the Westmere EP is guaranteed to see plenty of HPC action. The new Xeon chip is the 32 nm shrink of the highly popular quad-core Nehalem EP for dual-socket servers. Intel’s x86 franchise is represented by nearly 400 of the top 500 HPC systems in the world, a proportion that is likely even higher in the overall HPC server space. Intel hasn’t locked down a date when the new Xeons will start shipping, although the plan is to get them on the street in the first half of 2010.

The new features of Westmere can be summed up thusly: six cores and 12 MB of cache. That represents a 50 percent increase compared to Nehalem EP. The smaller transistor geometries mean Intel engineers were able to cram over a billion transistors on the die, which is apparently enough silicon real estate to add the two additional cores and 4 MB more cache. A quad-core variant of the Westmere EP will also be available at some point.

Even with the additional cores and cache, there was some spare silicon left over to add support for special AES (Advanced Encryption Standard) instructions, which, as its name implies, is aimed at speeding up encryption/decryption software. The engineers also came up with some additional power gating smarts to Westmere, allowing the processor to shut down processor components other than the actual processor cores (like the L3 cache, QPI interfaces, and memory controller), although it’s not clear if this feature will be available in the Xeon server parts.

Since Intel did its big architectural reset last year with the Nehalem redesign, all the goodies from that generation — integrated memory controller, QPI interface, “Hyper-Threading,” etc. — will be carried over to the Westmere processor. That should guarantee socket compatibility with the chipsets and DDR3 memory used in the Nehalem EP machines. Whether or not this means HPC users will be swapping out Nehalem EP parts with their Westmere counterparts remains to be seen.

Finally, IBM officially launched its much-anticipated POWER7 processor this week. The new chips are aimed at high-end enterprise and supercomputing servers, and also support large-scale transaction processing and analytics workloads across all application domains. In conjunction with the chip launch, four POWER7-equipped server systems were also announced: the Power 780, 770, 755, and 750. “These are the most flexible systems ever made by any company in the world,” boasted Ross Mauri, general manager of IBM Power Systems.

Hyperbole aside, of the three chips mentioned in this article, the POWER7 is the definite performance leader. In a clear departure from the POWER6 design, which delivered high clock speeds (up to 5 GHz), dual-core processors and off-chip L3 cache, the POWER7 retreats a bit on the clock speed (3 to 4 GHz), but comes with up to 8 cores and 32 MB of on-chip L3. Compare this to Tukwila at 4 cores and 24 MB of L3, and Westmere EP at 6 cores and 12 MB. Note that both the Intel chips execute up to two threads per core simultaneously, while the POWER7 can go up to four threads. The comparison with Westmere is especially interesting since IBM managed to get two more cores, two more threads per core, and 20 more megabytes of L3 cache using roughly the same number of transistors: 1.2 billion for POWER7 versus 1.17 billion for Westmere EP.

So how did Big Blue manage to make the most of its die real estate? The biggest contributor was IBM’s decision to go with embedded DRAM (eDRAM) for the on-chip L3 cache. Compared to traditional SRAM-based L3, which uses six transistors per bit, eDRAM uses just one transistor plus one capacitor. According to IBM, if they relied on SRAM technology, the equivalent chip would have consumed around 2 billion transistors and used significantly more power.

Given the x86 juggernaut in high performance computing, it’s not clear how much of the market POWER7 will grab. It was interesting that IBM’s press release included a podcast with Cindy Farach-Carson, associate vice provost for Research at Rice University and a professor of biochemistry and cell biology, who was introduced as an early user of POWER7 technology. Her work involves analyzing cancer genomic data to find the micro-RNA sequence responsible for turning slow growing cancers into more invasive and deadly variants.

The Power 755 server is the POWER7 product IBM has built for the HPC market. A 755 box contains four POWER7 processors, and since each core can execute up to four threads, a single node has the capability to run 128 threads simultaneously. Presumably this is the server (or a version thereof) that will go into the multi-petaflop Blue Waters supercomputer destined for the University of Illinois at Urbana-Champaign/NCSA sometime in 2011. In the interim, IBM is hoping other HPC users latch on to POWER7. If not, IBM will be happy to sell you a Westmere EP cluster.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

STEM-Trekker Badisa Mosesane Attends CERN Summer Student Program

June 27, 2017

Badisa Mosesane, an undergraduate scholar who studies computer science at the University of Botswana in Gaborone, recently joined other students from developing nations around the world in Geneva, Switzerland to particip Read more…

By Elizabeth Leake, STEM-Trek

The EU Human Brain Project Reboots but Supercomputing Still Needed

June 26, 2017

The often contentious, EU-funded Human Brain Project whose initial aim was fixed firmly on full-brain simulation is now in the midst of a reboot targeting a more modest goal – development of informatics tools and data/ Read more…

By John Russell

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a D Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This