Pico Computing Takes Scale-Up Approach to FPGAs

By Michael Feldman

February 17, 2010

As high performance computing vendors polish their server and workstation portfolios with the latest multicore CPU and GPGPU wonders, Pico Computing is quietly making inroads into the HPC application space with its FPGA-based platforms. By picking the spots where reconfigurable computing makes the most sense, the company is looking to leverage its scalable FPGA technology to greatest effect.
Pico Computing E-16 ExpressCard

Seattle-based Pico was formed in November 2004 by founder Robert Trout. Using internal funding, the startup spent a couple of years on product development and subsequently started bringing its Xilinx-based FPGA computing platforms to market in 2007 and 2008. True to its name, Pico is a small company, with a staff of a dozen or so full-timers. As a private entity, they are not obliged to release financial results, but according to Mark Hur, Pico’s director of sales and marketing, the company is profitable today.

The company currently offers a range of platforms from a single FPGA card to large-scale FPGA “clusters” that contain over 100 of the devices in a 4U chassis. The company’s flagship E-16 Virtex-5 FPGA card was released in 2007. “To this day, that’s been the most successful product we’ve launched thus far,” says Hur. According to him, there are now multiple clusters of E-16s in the marketplace.

Recently, Pico demonstrated a password recovery system using a cluster of 77 Virtex-5 FPGAs, housed in a 4U enclosure and consuming less than 900 watts of power. According to the company, the system provides the computational equivalent of about 1,000 dual-core CPUs (Intel Core 2 Duo) for different recovery algorithms, specifically FileVault, Wi-Fi Protected Access (WPA), and Wired Equivalent Privacy (WEP). In fact, for the WEP algorithm, the Pico cluster delivered a 4,620-fold performance improvement and a 1,000-fold decrease in power consumption compared to the dual-core CPU implementation.

That level of performance and compute density for cryptography applications helps explain why Pico’s most beloved market is data security. The three-letter federal agencies in the US government are the main customers here, and they buy both off-the-shelf and custom products from the company. Security still represents the majority of Pico’s business today, although you’re not likely to see an NSA code cracking case study on the company’s Web site anytime soon.

Other favorite application areas for Pico include bioinformatics, financial analytics, image processing, and certain other types of scientific computing. The reason that FPGAs are so adept at these types of applications, from both a performance and power consumption point of view, is their ability to morph their hardware structures to match operators and data types for a given algorithm. This is especially true when the underlying algorithms are not based on typical integer or floating point data types.

In genomics applications, for example, a lot of algorithms are based on the four fundamental nucleoside bases (adenine, thymine, guanine, cytosine) that make up RNA and DNA. Thus a nucleoside data type would only be two bits wide. And unlike CPUs and GPUs, you can map FPGA resources to match that data size exactly. “You don’t need full 32-bit or 64-bit data paths and operators,” explains David Pellerin, Pico’s director of strategic marketing. “It’s wasteful.” That’s why some applications that get 100-fold acceleration from a GPU can get 1,000-fold from an FPGA, when compared to a CPU.

Pellerin, who used to be the chief technology officer at Impulse Accelerated Technologies, the makers of FPGA programming language Impulse C, was brought aboard Pico to energize the company’s marketing story and get behind some of the new product rollouts they’ve launched over the past few months. The newest offerings are based on the latest Spartan-6 and Virtex-6 hardware from FPGA-maker Xilinx. Pico’s most recent addition, the M-series modules, allows customers to construct standard-sized PCIe cards with up to 12 FPGAs.

Pico’s flagship E-series cards, on the other hand, plug into PCIe slots on a desktop system. But like the M-series, they can also be scaled into multiple FPGA configurations to build a computationally-dense FPGA cluster inside a single compute node. For HPC workloads especially, up to seven of the latest E-18 cards can be plugged into a PCIe carrier card, and multiple carrier cards can be installed into a 4U rack-mounted chassis. The idea is for customers to begin development with a single card plugged into a laptop or desktop, and when it’s time to deploy the full configuration, multiple cards can be plugged into PCIe backplane and installed in rack-mounted appliance or server.

From the software side, Pico has a consistent set of APIs that apply across its entire product set, and these interfaces can be accessed from either low-level Verilog code, or an FPGA-friendly C language, like Impulse C. Most of Pico’s customers writing cryptography apps use Verilog, but Impulse C tends to be more popular in bioinformatics and more traditional HPC codes.

Unlike other FPGA board makers, where one or two devices is matched to a host processor, Pico builds modular devices and backplanes such that as many as 177 FPGAs can be connected to a single CPU. That level of scalability means customers can squeeze a huge amount of computing hardware into very small enclosures. Since the core of most of these algorithms is just highly parallelized bit arithmetic, the CPU’s role is limited to driving the sequential part of the application. “For many applications, certainly in areas like cryptography and bioinformatics, the more FPGAs you can throw at the problem, the better it’s going to be,” says Pellerin.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

ESnet Now Moving More Than 1 Petabyte/wk

December 12, 2017

Optimizing ESnet (Energy Sciences Network), the world's fastest network for science, is an ongoing process. Recently a two-year collaboration by ESnet users – the Petascale DTN Project – achieved its ambitious goal t Read more…

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

HPC-as-a-Service Finds Toehold in Iceland

December 11, 2017

While high-demand workloads (e.g., bitcoin mining) can overheat data center cooling capabilities, at least one data center infrastructure provider has announced an HPC-as-a-service offering that features 100 percent fre Read more…

By Doug Black

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This