Pico Computing Takes Scale-Up Approach to FPGAs

By Michael Feldman

February 17, 2010

As high performance computing vendors polish their server and workstation portfolios with the latest multicore CPU and GPGPU wonders, Pico Computing is quietly making inroads into the HPC application space with its FPGA-based platforms. By picking the spots where reconfigurable computing makes the most sense, the company is looking to leverage its scalable FPGA technology to greatest effect.
Pico Computing E-16 ExpressCard

Seattle-based Pico was formed in November 2004 by founder Robert Trout. Using internal funding, the startup spent a couple of years on product development and subsequently started bringing its Xilinx-based FPGA computing platforms to market in 2007 and 2008. True to its name, Pico is a small company, with a staff of a dozen or so full-timers. As a private entity, they are not obliged to release financial results, but according to Mark Hur, Pico’s director of sales and marketing, the company is profitable today.

The company currently offers a range of platforms from a single FPGA card to large-scale FPGA “clusters” that contain over 100 of the devices in a 4U chassis. The company’s flagship E-16 Virtex-5 FPGA card was released in 2007. “To this day, that’s been the most successful product we’ve launched thus far,” says Hur. According to him, there are now multiple clusters of E-16s in the marketplace.

Recently, Pico demonstrated a password recovery system using a cluster of 77 Virtex-5 FPGAs, housed in a 4U enclosure and consuming less than 900 watts of power. According to the company, the system provides the computational equivalent of about 1,000 dual-core CPUs (Intel Core 2 Duo) for different recovery algorithms, specifically FileVault, Wi-Fi Protected Access (WPA), and Wired Equivalent Privacy (WEP). In fact, for the WEP algorithm, the Pico cluster delivered a 4,620-fold performance improvement and a 1,000-fold decrease in power consumption compared to the dual-core CPU implementation.

That level of performance and compute density for cryptography applications helps explain why Pico’s most beloved market is data security. The three-letter federal agencies in the US government are the main customers here, and they buy both off-the-shelf and custom products from the company. Security still represents the majority of Pico’s business today, although you’re not likely to see an NSA code cracking case study on the company’s Web site anytime soon.

Other favorite application areas for Pico include bioinformatics, financial analytics, image processing, and certain other types of scientific computing. The reason that FPGAs are so adept at these types of applications, from both a performance and power consumption point of view, is their ability to morph their hardware structures to match operators and data types for a given algorithm. This is especially true when the underlying algorithms are not based on typical integer or floating point data types.

In genomics applications, for example, a lot of algorithms are based on the four fundamental nucleoside bases (adenine, thymine, guanine, cytosine) that make up RNA and DNA. Thus a nucleoside data type would only be two bits wide. And unlike CPUs and GPUs, you can map FPGA resources to match that data size exactly. “You don’t need full 32-bit or 64-bit data paths and operators,” explains David Pellerin, Pico’s director of strategic marketing. “It’s wasteful.” That’s why some applications that get 100-fold acceleration from a GPU can get 1,000-fold from an FPGA, when compared to a CPU.

Pellerin, who used to be the chief technology officer at Impulse Accelerated Technologies, the makers of FPGA programming language Impulse C, was brought aboard Pico to energize the company’s marketing story and get behind some of the new product rollouts they’ve launched over the past few months. The newest offerings are based on the latest Spartan-6 and Virtex-6 hardware from FPGA-maker Xilinx. Pico’s most recent addition, the M-series modules, allows customers to construct standard-sized PCIe cards with up to 12 FPGAs.

Pico’s flagship E-series cards, on the other hand, plug into PCIe slots on a desktop system. But like the M-series, they can also be scaled into multiple FPGA configurations to build a computationally-dense FPGA cluster inside a single compute node. For HPC workloads especially, up to seven of the latest E-18 cards can be plugged into a PCIe carrier card, and multiple carrier cards can be installed into a 4U rack-mounted chassis. The idea is for customers to begin development with a single card plugged into a laptop or desktop, and when it’s time to deploy the full configuration, multiple cards can be plugged into PCIe backplane and installed in rack-mounted appliance or server.

From the software side, Pico has a consistent set of APIs that apply across its entire product set, and these interfaces can be accessed from either low-level Verilog code, or an FPGA-friendly C language, like Impulse C. Most of Pico’s customers writing cryptography apps use Verilog, but Impulse C tends to be more popular in bioinformatics and more traditional HPC codes.

Unlike other FPGA board makers, where one or two devices is matched to a host processor, Pico builds modular devices and backplanes such that as many as 177 FPGAs can be connected to a single CPU. That level of scalability means customers can squeeze a huge amount of computing hardware into very small enclosures. Since the core of most of these algorithms is just highly parallelized bit arithmetic, the CPU’s role is limited to driving the sequential part of the application. “For many applications, certainly in areas like cryptography and bioinformatics, the more FPGAs you can throw at the problem, the better it’s going to be,” says Pellerin.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This