Pico Computing Takes Scale-Up Approach to FPGAs

By Michael Feldman

February 17, 2010

As high performance computing vendors polish their server and workstation portfolios with the latest multicore CPU and GPGPU wonders, Pico Computing is quietly making inroads into the HPC application space with its FPGA-based platforms. By picking the spots where reconfigurable computing makes the most sense, the company is looking to leverage its scalable FPGA technology to greatest effect.
Pico Computing E-16 ExpressCard

Seattle-based Pico was formed in November 2004 by founder Robert Trout. Using internal funding, the startup spent a couple of years on product development and subsequently started bringing its Xilinx-based FPGA computing platforms to market in 2007 and 2008. True to its name, Pico is a small company, with a staff of a dozen or so full-timers. As a private entity, they are not obliged to release financial results, but according to Mark Hur, Pico’s director of sales and marketing, the company is profitable today.

The company currently offers a range of platforms from a single FPGA card to large-scale FPGA “clusters” that contain over 100 of the devices in a 4U chassis. The company’s flagship E-16 Virtex-5 FPGA card was released in 2007. “To this day, that’s been the most successful product we’ve launched thus far,” says Hur. According to him, there are now multiple clusters of E-16s in the marketplace.

Recently, Pico demonstrated a password recovery system using a cluster of 77 Virtex-5 FPGAs, housed in a 4U enclosure and consuming less than 900 watts of power. According to the company, the system provides the computational equivalent of about 1,000 dual-core CPUs (Intel Core 2 Duo) for different recovery algorithms, specifically FileVault, Wi-Fi Protected Access (WPA), and Wired Equivalent Privacy (WEP). In fact, for the WEP algorithm, the Pico cluster delivered a 4,620-fold performance improvement and a 1,000-fold decrease in power consumption compared to the dual-core CPU implementation.

That level of performance and compute density for cryptography applications helps explain why Pico’s most beloved market is data security. The three-letter federal agencies in the US government are the main customers here, and they buy both off-the-shelf and custom products from the company. Security still represents the majority of Pico’s business today, although you’re not likely to see an NSA code cracking case study on the company’s Web site anytime soon.

Other favorite application areas for Pico include bioinformatics, financial analytics, image processing, and certain other types of scientific computing. The reason that FPGAs are so adept at these types of applications, from both a performance and power consumption point of view, is their ability to morph their hardware structures to match operators and data types for a given algorithm. This is especially true when the underlying algorithms are not based on typical integer or floating point data types.

In genomics applications, for example, a lot of algorithms are based on the four fundamental nucleoside bases (adenine, thymine, guanine, cytosine) that make up RNA and DNA. Thus a nucleoside data type would only be two bits wide. And unlike CPUs and GPUs, you can map FPGA resources to match that data size exactly. “You don’t need full 32-bit or 64-bit data paths and operators,” explains David Pellerin, Pico’s director of strategic marketing. “It’s wasteful.” That’s why some applications that get 100-fold acceleration from a GPU can get 1,000-fold from an FPGA, when compared to a CPU.

Pellerin, who used to be the chief technology officer at Impulse Accelerated Technologies, the makers of FPGA programming language Impulse C, was brought aboard Pico to energize the company’s marketing story and get behind some of the new product rollouts they’ve launched over the past few months. The newest offerings are based on the latest Spartan-6 and Virtex-6 hardware from FPGA-maker Xilinx. Pico’s most recent addition, the M-series modules, allows customers to construct standard-sized PCIe cards with up to 12 FPGAs.

Pico’s flagship E-series cards, on the other hand, plug into PCIe slots on a desktop system. But like the M-series, they can also be scaled into multiple FPGA configurations to build a computationally-dense FPGA cluster inside a single compute node. For HPC workloads especially, up to seven of the latest E-18 cards can be plugged into a PCIe carrier card, and multiple carrier cards can be installed into a 4U rack-mounted chassis. The idea is for customers to begin development with a single card plugged into a laptop or desktop, and when it’s time to deploy the full configuration, multiple cards can be plugged into PCIe backplane and installed in rack-mounted appliance or server.

From the software side, Pico has a consistent set of APIs that apply across its entire product set, and these interfaces can be accessed from either low-level Verilog code, or an FPGA-friendly C language, like Impulse C. Most of Pico’s customers writing cryptography apps use Verilog, but Impulse C tends to be more popular in bioinformatics and more traditional HPC codes.

Unlike other FPGA board makers, where one or two devices is matched to a host processor, Pico builds modular devices and backplanes such that as many as 177 FPGAs can be connected to a single CPU. That level of scalability means customers can squeeze a huge amount of computing hardware into very small enclosures. Since the core of most of these algorithms is just highly parallelized bit arithmetic, the CPU’s role is limited to driving the sequential part of the application. “For many applications, certainly in areas like cryptography and bioinformatics, the more FPGAs you can throw at the problem, the better it’s going to be,” says Pellerin.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Leading Solution Providers

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This