Westmere Ushers in the Second Coming of Multicore

By Michael Feldman

March 18, 2010

The Intel launch of the Westmere EP processors managed to dominate most of my attention this week. But with the debut of AMD’s Magny-Cours chips less than two weeks away and the upcoming release of the first NVIDIA Fermi Tesla products just around the corner, it’s shaping up to be an interesting year for HPC users looking to buy new gear.

With the 6-core Westmere EP (Xeon 5600), 8-core Nehalem EX (Xeon 7500), and 12-core Magny-Cours (Opteron 6100) CPUs all soon to be available at your local server outlet, x86 users will all of the sudden be looking at double-digit core counts on mainstream dual-socket servers and workstations. As I mentioned in a blog a couple of weeks ago, one of the results of the post quad-core era will be a renewed attraction to desktop or deskside machines that can run HPC jobs that previously had to be shipped off to small clusters. That would represent a big change in how bite-sized technical computing applications get serviced.

An article this week in Cadalyst, talked about how next-gen workstations could dramatically change the workflow for industries relying on HPC:

In years past, these technical and creative professionals — in fields as diverse as oil and gas exploration, architecture, product development, and animation — were valued for their expertise, but often placed in advisory or support roles. They were consulted to analyze, prove, or finish existing projects or designs but not considered part of the mainstream production or design process. In effect, these valuable team members were treated as consultants in their own companies. Why? Because their work was so compute-intensive it would interrupt the project workflow if mainstreamed. Their computer requirements were expensive and thus used sparingly…. The increased need for processing power is one reason many of these specialists are outside the production workflow. Their demands on existing IT are so great that their work would slow down other work processes.

Since virtualization technology is now ubiquitous and more intimately supported in the latest x86 silicon, these mini-SMP workstations can even act as multiple machines. The Cadalyst piece describes a scenario in which a geophysicist could run a Linux session and a Windows session concurrently on the same platform, taking advantage of different software tools for geophysical visualization and analysis. You can do that in a cluster as well, but the real-time interaction is the feature that makes this sort of thing so valuable to the end user.

HPC system vendors have already glommed on to the Westmere parts and have announced the upgrades to their personal HPC machines. In particular, both Cray and SGI are moving up to the Xeon 5600 parts in their CX1 and Octane III deskside supers, respectively. AMAX is also moving up to the Westmere generation in its HPC lineup, including its workstations. BOXX, a company that specializes in high-end visualization workstations, has also announced it’s offering Westmere CPUs in its renderBOXX modules and 3DBOXX workstations. In fact, it’s fairly certain that any HPC vendor with Nehalem-based gear will transition to Westmere at some point.

And while March 2010 may mark the beginning of the end for the quad-core CPU era, the other shoe is about to drop. According to reliable sources, NVIDIA is on track to begin taking orders for Fermi Tesla 20-series products in “early Q2,” which, if you haven’t glanced at a calendar lately, is less than two weeks away. (The first non-HPC Fermi products, the GTX 470 and 480, are slated to be released next week according to the NVIDIA.) Fermi, of course, is NVIDIA’s latest CUDA processor architecture that brings loads more double-precision capability, ECC memory, and C++ support into the GPGPU computing realm. And none of this 6-, 8-, and 12-core stuff. Fermi scales to 512 cores.

Since virtually all system vendors that sell personal HPC systems also offer a Tesla option, these new double-digit-core x86 workstations and mini-clusters will soon have some serious GPGPU company. Westmere-Fermi workstations with teraflop power — and I’m talking double precision here — could soon be standard office gear for scientists and engineers.

That’s not to say high performance computing clusters are on their way out. Large-scale technical computing still relies on scaled-out clusters, and those types of problems tend to gobble up any expansion in computational capability. High-fidelity global climate simulations aren’t likely to be done on a souped-up workstation anytime soon. Also, there are still HPC applications that don’t map all that well to the GPU, and others that don’t take kindly to the widening gap between CPU cores and memory. In those cases, it’s better to spread memory and, perhaps more importantly, memory bandwidth, across larger numbers of relatively low-core-count CPUs with a cluster architecture.

The chip vendors, for their part, are working hard to overcome these obstacles. Fermi will likely be the most programmer-friendly GPU ever to come along, and is designed to act more like a general-purpose vector processor than a graphics processor retro-fitted for HPC duty. Likewise, Intel and AMD are working to pump up the memory support on their latest silicon. Although the Westmere is basically a 32nm process shrink of Nehalem, it also includes a tweaked memory controller that supports more bandwidth and capacity as well as lower powered DDR3 DIMMs. Meanwhile, AMD bumped Magny-Cours to four memory channels to keep up with the increased core count.

All this wonderful new silicon won’t transform high performance computing overnight. It’s a slow process to migrate end-user applications onto new architectures. ISVs and their clients have become comfortable with the traditional cluster-workstation separation. This latest generation of CPUs and GPUs is going to shake that up.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AI End Game: The Automation of All Work

June 29, 2017

Last week we reported from ISC on an emerging type of high performance system architecture that integrates HPC and HPA (High Performance Analytics) and incorporates, at its center, exabyte-scale memory capacity, surround Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms based on floating point (FP) numbers. Algorithms can definit Read more…

By James Reinders

DoE Awards 24 ASCR Leadership Computing Challenge (ALCC) Projects

June 28, 2017

On Monday, the U.S. Department of Energy’s (DOE’s) ASCR Leadership Computing Challenge (ALCC) program awarded 24 projects a total of 2.1 billion core-hours at the Argonne Leadership Computing Facility (ALCF). The o Read more…

By HPCwire Staff

STEM-Trekker Badisa Mosesane Attends CERN Summer Student Program

June 27, 2017

Badisa Mosesane, an undergraduate scholar who studies computer science at the University of Botswana in Gaborone, recently joined other students from developing nations around the world in Geneva, Switzerland to particip Read more…

By Elizabeth Leake, STEM-Trek

HPE Extreme Performance Solutions

Optimized HPC Solutions Driving Performance, Efficiency, and Scale

Technology is transforming nearly every human and business process, from driving business growth, to translating documents in real time, to enhancing decision-making in areas like financial services and scientific research. Read more…

The EU Human Brain Project Reboots but Supercomputing Still Needed

June 26, 2017

The often contentious, EU-funded Human Brain Project whose initial aim was fixed firmly on full-brain simulation is now in the midst of a reboot targeting a more modest goal – development of informatics tools and data/ Read more…

By John Russell

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

AI End Game: The Automation of All Work

June 29, 2017

Last week we reported from ISC on an emerging type of high performance system architecture that integrates HPC and HPA (High Performance Analytics) and incorpor Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

DoE Awards 24 ASCR Leadership Computing Challenge (ALCC) Projects

June 28, 2017

On Monday, the U.S. Department of Energy’s (DOE’s) ASCR Leadership Computing Challenge (ALCC) program awarded 24 projects a total of 2.1 billion core-hour Read more…

By HPCwire Staff

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a D Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This