Westmere Ushers in the Second Coming of Multicore

By Michael Feldman

March 18, 2010

The Intel launch of the Westmere EP processors managed to dominate most of my attention this week. But with the debut of AMD’s Magny-Cours chips less than two weeks away and the upcoming release of the first NVIDIA Fermi Tesla products just around the corner, it’s shaping up to be an interesting year for HPC users looking to buy new gear.

With the 6-core Westmere EP (Xeon 5600), 8-core Nehalem EX (Xeon 7500), and 12-core Magny-Cours (Opteron 6100) CPUs all soon to be available at your local server outlet, x86 users will all of the sudden be looking at double-digit core counts on mainstream dual-socket servers and workstations. As I mentioned in a blog a couple of weeks ago, one of the results of the post quad-core era will be a renewed attraction to desktop or deskside machines that can run HPC jobs that previously had to be shipped off to small clusters. That would represent a big change in how bite-sized technical computing applications get serviced.

An article this week in Cadalyst, talked about how next-gen workstations could dramatically change the workflow for industries relying on HPC:

In years past, these technical and creative professionals — in fields as diverse as oil and gas exploration, architecture, product development, and animation — were valued for their expertise, but often placed in advisory or support roles. They were consulted to analyze, prove, or finish existing projects or designs but not considered part of the mainstream production or design process. In effect, these valuable team members were treated as consultants in their own companies. Why? Because their work was so compute-intensive it would interrupt the project workflow if mainstreamed. Their computer requirements were expensive and thus used sparingly…. The increased need for processing power is one reason many of these specialists are outside the production workflow. Their demands on existing IT are so great that their work would slow down other work processes.

Since virtualization technology is now ubiquitous and more intimately supported in the latest x86 silicon, these mini-SMP workstations can even act as multiple machines. The Cadalyst piece describes a scenario in which a geophysicist could run a Linux session and a Windows session concurrently on the same platform, taking advantage of different software tools for geophysical visualization and analysis. You can do that in a cluster as well, but the real-time interaction is the feature that makes this sort of thing so valuable to the end user.

HPC system vendors have already glommed on to the Westmere parts and have announced the upgrades to their personal HPC machines. In particular, both Cray and SGI are moving up to the Xeon 5600 parts in their CX1 and Octane III deskside supers, respectively. AMAX is also moving up to the Westmere generation in its HPC lineup, including its workstations. BOXX, a company that specializes in high-end visualization workstations, has also announced it’s offering Westmere CPUs in its renderBOXX modules and 3DBOXX workstations. In fact, it’s fairly certain that any HPC vendor with Nehalem-based gear will transition to Westmere at some point.

And while March 2010 may mark the beginning of the end for the quad-core CPU era, the other shoe is about to drop. According to reliable sources, NVIDIA is on track to begin taking orders for Fermi Tesla 20-series products in “early Q2,” which, if you haven’t glanced at a calendar lately, is less than two weeks away. (The first non-HPC Fermi products, the GTX 470 and 480, are slated to be released next week according to the NVIDIA.) Fermi, of course, is NVIDIA’s latest CUDA processor architecture that brings loads more double-precision capability, ECC memory, and C++ support into the GPGPU computing realm. And none of this 6-, 8-, and 12-core stuff. Fermi scales to 512 cores.

Since virtually all system vendors that sell personal HPC systems also offer a Tesla option, these new double-digit-core x86 workstations and mini-clusters will soon have some serious GPGPU company. Westmere-Fermi workstations with teraflop power — and I’m talking double precision here — could soon be standard office gear for scientists and engineers.

That’s not to say high performance computing clusters are on their way out. Large-scale technical computing still relies on scaled-out clusters, and those types of problems tend to gobble up any expansion in computational capability. High-fidelity global climate simulations aren’t likely to be done on a souped-up workstation anytime soon. Also, there are still HPC applications that don’t map all that well to the GPU, and others that don’t take kindly to the widening gap between CPU cores and memory. In those cases, it’s better to spread memory and, perhaps more importantly, memory bandwidth, across larger numbers of relatively low-core-count CPUs with a cluster architecture.

The chip vendors, for their part, are working hard to overcome these obstacles. Fermi will likely be the most programmer-friendly GPU ever to come along, and is designed to act more like a general-purpose vector processor than a graphics processor retro-fitted for HPC duty. Likewise, Intel and AMD are working to pump up the memory support on their latest silicon. Although the Westmere is basically a 32nm process shrink of Nehalem, it also includes a tweaked memory controller that supports more bandwidth and capacity as well as lower powered DDR3 DIMMs. Meanwhile, AMD bumped Magny-Cours to four memory channels to keep up with the increased core count.

All this wonderful new silicon won’t transform high performance computing overnight. It’s a slow process to migrate end-user applications onto new architectures. ISVs and their clients have become comfortable with the traditional cluster-workstation separation. This latest generation of CPUs and GPUs is going to shake that up.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM, D-Wave Report Quantum Computing Advances

May 18, 2017

IBM said this week it has built and tested a pair of quantum computing processors, including a prototype of a commercial version. That progress follows an an Read more…

By George Leopold

PRACEdays 2017 Wraps Up in Barcelona

May 18, 2017

Barcelona has been absolutely lovely; the weather, the food, the people. I am, sadly, finishing my last day at PRACEdays 2017 with two sessions: an in-depth loo Read more…

By Kim McMahon

US, Europe, Japan Deepen Research Computing Partnership

May 18, 2017

On May 17, 2017, a ceremony was held during the PRACEdays 2017 conference in Barcelona to announce the memorandum of understanding (MOU) between PRACE in Europe Read more…

By Tiffany Trader

NSF, IARPA, and SRC Push into “Semiconductor Synthetic Biology” Computing

May 18, 2017

Research into how biological systems might be fashioned into computational technology has a long history with various DNA-based computing approaches explored. N Read more…

By John Russell

HPE Extreme Performance Solutions

Exploring the Three Models of Remote Visualization

The explosion of data and advancement of digital technologies are dramatically changing the way many companies do business. With the help of high performance computing (HPC) solutions and data analytics platforms, manufacturers are developing products faster, healthcare providers are improving patient care, and energy companies are improving planning, exploration, and production. Read more…

DOE’s HPC4Mfg Leads to Paper Manufacturing Improvement

May 17, 2017

Papermaking ranks third behind only petroleum refining and chemical production in terms of energy consumption. Recently, simulations made possible by the U.S. D Read more…

By John Russell

PRACEdays 2017: The start of a beautiful week in Barcelona

May 17, 2017

Touching down in Barcelona on Saturday afternoon, it was warm, sunny, and oh so Spanish. I was greeted at my hotel with a glass of Cava to sip and treated to a Read more…

By Kim McMahon

NSF Issues $60M RFP for “Towards a Leadership-Class” System

May 16, 2017

In case you missed it, the National Science Foundation issued the request for proposals (RFP) for the next ‘Towards a Leadership-Class Computing Facility – Read more…

By John Russell

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

Cray Offers Supercomputing as a Service, Targets Biotechs First

May 16, 2017

Leading supercomputer vendor Cray and datacenter/cloud provider the Markley Group today announced plans to jointly deliver supercomputing as a service. The init Read more…

By John Russell

HPE’s Memory-centric The Machine Coming into View, Opens ARMs to 3rd-party Developers

May 16, 2017

Announced three years ago, HPE’s The Machine is said to be the largest R&D program in the venerable company’s history, one that could be progressing tow Read more…

By Doug Black

What’s Up with Hyperion as It Transitions From IDC?

May 15, 2017

If you’re wondering what’s happening with Hyperion Research – formerly the IDC HPC group – apparently you are not alone, says Steve Conway, now senior V Read more…

By John Russell

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

HPE Launches Servers, Services, and Collaboration at GTC

May 10, 2017

Hewlett Packard Enterprise (HPE) today launched a new liquid cooled GPU-driven Apollo platform based on SGI ICE architecture, a new collaboration with NVIDIA, a Read more…

By John Russell

IBM PowerAI Tools Aim to Ease Deep Learning Data Prep, Shorten Training 

May 10, 2017

A new set of GPU-powered AI software announced by IBM today brings automation to many of the tedious, time consuming and complex aspects of AI project on-rampin Read more…

By Doug Black

Bright Computing 8.0 Adds Azure, Expands Machine Learning Support

May 9, 2017

Bright Computing, long a prominent provider of cluster management tools for HPC, today released version 8.0 of Bright Cluster Manager and Bright OpenStack. The Read more…

By John Russell

Microsoft Azure Will Debut Pascal GPU Instances This Year

May 8, 2017

As Nvidia's GPU Technology Conference gets underway in San Jose, Calif., Microsoft today revealed plans to add Pascal-generation GPU horsepower to its Azure clo Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

Since our first formal product releases of OSPRay and OpenSWR libraries in 2016, CPU-based Software Defined Visualization (SDVis) has achieved wide-spread adopt Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Last week, Google reported that its custom ASIC Tensor Processing Unit (TPU) was 15-30x faster for inferencing workloads than Nvidia's K80 GPU (see our coverage Read more…

By Tiffany Trader

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a ne Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is Read more…

By Tiffany Trader

Leading Solution Providers

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which w Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling Read more…

By Steve Campbell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Eng Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular Read more…

By John Russell

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn't made the task of parallel progr Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu's Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural networ Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

As China continues to prove its supercomputing mettle via the Top500 list and the forward march of its ambitious plans to stand up an exascale machine by 2020, Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This