Cray Adds CX1000 to HPC Portfolio

By Michael Feldman

March 24, 2010

Cray has introduced a new line of entry- and mid-level HPC systems, making good on its promise to fill the gap between its CX1 deskside systems and XT mini-supers. Called the CX1000, the new machine makes use of the latest Intel Xeon processors and, from a performance standpoint, picks up where the CX1 leaves off. Cray intends to leverage its existing CX1 ecosystem of more than 40 channel partners to sell and support the new product line.

While conceptually similar to the blade design of the CX1 deskside machine, the CX1000 is delivered in a more traditional chassis form factor and is designed to be installed in the typical datacenter environment, rather than the office. The CX1 theme of making high performance computing more a turnkey kind of experience is the same though. Like its CX1 predecessor, the CX1000 comes preinstalled with an integrated OS/cluster management stack, in this case, either Microsoft Windows HPC Server 2008 or a combo of Linux Red Hat plus the Cray Cluster Manager. Configurations of one to four chassis can be built, with prices that ranges from under $100,000 for a minimally-configured enclosure, up to around $700,000 for a full cabinet with high-end options.

Cray’s rationale for the CX1000 line is two-fold: offer an upgrade path from its CX1 line and provide a choice of architectures that are currently most favored by HPC customers. CX1, you’ll remember, was positioned as a product that could transition technical workstation users into the world of HPC mini-clusters. According to Ian Miller, Cray’s senior VP of the Productivity Solutions Group and Marketing, it just made sense to expand the CX family beyond the 8-blade limit of the CX1. According to him, the CX1000 will meet the needs of customers looking for additional computational power, but who don’t require the supercomputing capability of an XT machine.

To cover its architectural bases, Cray offers three models: a scale-up cluster (CX1000-C), a GPU-accelerated cluster (CX1000-G), and a scale-out SMP-type machine (CX1000-S). We’ll take these in order.

The CX1000-C fills the role of the standard entry-level cluster for distributed memory-style HPC. The C model comes in a 7U chassis that can house up to 16 dual-socket blades, where the sockets are populated by Intel Xeon 5600 series (“Westmere EP”) parts. Processor choices include both the 6-core and 4-core versions, but all running at under 3 GHz. (The top-of-the-line 130 watt Westmere parts are not an option here since these would tend to run too hot for the dense blade design.) QDR InfiniBand is used for the system interconnect, with an optional Ethernet switch available for connecting to an external network.

The CX1000-G is the GPU-accelerated variation of the C model. The double wide blades pair two Westmere EP chips with two NVIDIA Tesla modules, with a dedicated I/O hub for each CPU-GPU pair. The description on the Cray Web site specifies the current M1060 Tesla module, but since NVIDIA is expected to ship the new Fermi products in Q2, most users will probably hold out for souped-up GPUs. Since the blades are double wide, only eight blades will fit in the 7U chassis. That’s nothing to scoff at though. With Fermi parts, a fully-populated enclosure should deliver in the neighborhood of 10 double precision teraflops.

The CX1000-S is the odd one out. This model implements a mid-range SMP machine and is designed for non-distributed, big memory applications, such as electronic design automation (EDA). Most of the specs for the CX1000-S are still forthcoming, but Cray has divulged each node can house up to 128 cores and will make use of Intel’s QuickPath Interconnect (QPI) technology. That almost certainly means the CX1000-S will be using Intel’s 8-core Nehalem EX chips, which are expected to be released on March 30. Since Nehalem EX only supports eight sockets natively, Cray apparently has designed or repurposed a custom node controller to make a 16-socket (128 cores) machine possible.

As an aside, the introduction of the Westmere EP processor and the upcoming Nehalem EX and Fermi parts should encourage other vendors to expand their HPC portfolios as well. Thanks to the latter two chips in particular, SMP and GPU-accelerated computing now look much more attractive from a price-performance perspective than they ever have in the past. System makers should be able to build relatively-powerful SMP machines and GPU clusters for well under a million dollars, as Cray has done with the CX1000.

It’s not just about adding new platforms, though. Miller says it’s possible to mix and match the different CX1000 models into a single cabinet, depending on application needs. Both the Cray Cluster Manager (based on Platform Computing LSF technology) and Windows HPC Server are capable of provisioning these types of heterogenous environments. Dual booting is also supported, so Windows and Linux apps can be accommodated in the same system. In conjunction with that capability, Cray is working with ISVs to help port popular technical computing software onto these platforms so that customers can bring their codes with them. The ultimate goal, says Miller, is to “create a package for entry- to mid-range customers that helps them get productive quickly.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This