Cray Adds CX1000 to HPC Portfolio

By Michael Feldman

March 24, 2010

Cray has introduced a new line of entry- and mid-level HPC systems, making good on its promise to fill the gap between its CX1 deskside systems and XT mini-supers. Called the CX1000, the new machine makes use of the latest Intel Xeon processors and, from a performance standpoint, picks up where the CX1 leaves off. Cray intends to leverage its existing CX1 ecosystem of more than 40 channel partners to sell and support the new product line.

While conceptually similar to the blade design of the CX1 deskside machine, the CX1000 is delivered in a more traditional chassis form factor and is designed to be installed in the typical datacenter environment, rather than the office. The CX1 theme of making high performance computing more a turnkey kind of experience is the same though. Like its CX1 predecessor, the CX1000 comes preinstalled with an integrated OS/cluster management stack, in this case, either Microsoft Windows HPC Server 2008 or a combo of Linux Red Hat plus the Cray Cluster Manager. Configurations of one to four chassis can be built, with prices that ranges from under $100,000 for a minimally-configured enclosure, up to around $700,000 for a full cabinet with high-end options.

Cray’s rationale for the CX1000 line is two-fold: offer an upgrade path from its CX1 line and provide a choice of architectures that are currently most favored by HPC customers. CX1, you’ll remember, was positioned as a product that could transition technical workstation users into the world of HPC mini-clusters. According to Ian Miller, Cray’s senior VP of the Productivity Solutions Group and Marketing, it just made sense to expand the CX family beyond the 8-blade limit of the CX1. According to him, the CX1000 will meet the needs of customers looking for additional computational power, but who don’t require the supercomputing capability of an XT machine.

To cover its architectural bases, Cray offers three models: a scale-up cluster (CX1000-C), a GPU-accelerated cluster (CX1000-G), and a scale-out SMP-type machine (CX1000-S). We’ll take these in order.

The CX1000-C fills the role of the standard entry-level cluster for distributed memory-style HPC. The C model comes in a 7U chassis that can house up to 16 dual-socket blades, where the sockets are populated by Intel Xeon 5600 series (“Westmere EP”) parts. Processor choices include both the 6-core and 4-core versions, but all running at under 3 GHz. (The top-of-the-line 130 watt Westmere parts are not an option here since these would tend to run too hot for the dense blade design.) QDR InfiniBand is used for the system interconnect, with an optional Ethernet switch available for connecting to an external network.

The CX1000-G is the GPU-accelerated variation of the C model. The double wide blades pair two Westmere EP chips with two NVIDIA Tesla modules, with a dedicated I/O hub for each CPU-GPU pair. The description on the Cray Web site specifies the current M1060 Tesla module, but since NVIDIA is expected to ship the new Fermi products in Q2, most users will probably hold out for souped-up GPUs. Since the blades are double wide, only eight blades will fit in the 7U chassis. That’s nothing to scoff at though. With Fermi parts, a fully-populated enclosure should deliver in the neighborhood of 10 double precision teraflops.

The CX1000-S is the odd one out. This model implements a mid-range SMP machine and is designed for non-distributed, big memory applications, such as electronic design automation (EDA). Most of the specs for the CX1000-S are still forthcoming, but Cray has divulged each node can house up to 128 cores and will make use of Intel’s QuickPath Interconnect (QPI) technology. That almost certainly means the CX1000-S will be using Intel’s 8-core Nehalem EX chips, which are expected to be released on March 30. Since Nehalem EX only supports eight sockets natively, Cray apparently has designed or repurposed a custom node controller to make a 16-socket (128 cores) machine possible.

As an aside, the introduction of the Westmere EP processor and the upcoming Nehalem EX and Fermi parts should encourage other vendors to expand their HPC portfolios as well. Thanks to the latter two chips in particular, SMP and GPU-accelerated computing now look much more attractive from a price-performance perspective than they ever have in the past. System makers should be able to build relatively-powerful SMP machines and GPU clusters for well under a million dollars, as Cray has done with the CX1000.

It’s not just about adding new platforms, though. Miller says it’s possible to mix and match the different CX1000 models into a single cabinet, depending on application needs. Both the Cray Cluster Manager (based on Platform Computing LSF technology) and Windows HPC Server are capable of provisioning these types of heterogenous environments. Dual booting is also supported, so Windows and Linux apps can be accommodated in the same system. In conjunction with that capability, Cray is working with ISVs to help port popular technical computing software onto these platforms so that customers can bring their codes with them. The ultimate goal, says Miller, is to “create a package for entry- to mid-range customers that helps them get productive quickly.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

Student Clusterers Demolish HPCG Record! Nanyang Sweeps Benchmarks

November 16, 2017

Nanyang pulled off the always difficult double-play at this year’s SC Student Cluster Competition. The plucky team from Singapore posted a world record LINPACK, thus taking the Highest LINPACK Award, but also managed t Read more…

By Dan Olds

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s at SC17 in Denver. The previous record, established by German Read more…

By Dan Olds

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at SC17 played to a SRO crowd at a downtown Denver hotel. This w Read more…

By Doug Black

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their e Read more…

By Dan Olds

Student Clusterers Demolish HPCG Record! Nanyang Sweeps Benchmarks

November 16, 2017

Nanyang pulled off the always difficult double-play at this year’s SC Student Cluster Competition. The plucky team from Singapore posted a world record LINPAC Read more…

By Dan Olds

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

The Betting Window is Closed: Final Student Cluster Competition Betting Odds are in!

November 15, 2017

The window has closed and the bettors are clutching their tickets, anxiously awaiting the results of the SC17 Student Cluster Competition. We’ve seen big chan Read more…

By Dan Olds

2017 Student Cluster Competition Benchmarks, Workloads, and Pre-Planned Disasters

November 15, 2017

The students competing in the 2017 Student Cluster Competition in Denver are facing a grueling 48 hour marathon of HPC benchmarks and real scientific applicatio Read more…

By Dan Olds

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This