AMD Launches Intel Counter-Assault with New Opteron Chips

By Michael Feldman

March 29, 2010

AMD has officially launched its Opteron 6100 series processors, code-named “Magny-Cours.” Available in 8-core and 12-core flavors, the new 6100 parts are targeted for 2P and 4P server duty and are being pitched against Intel’s latest high-end Xeon silicon: the 6-core Westmere EP processor for 2P servers and the upcoming 8-core Nehalem EX processor for 4P-and-above servers.

With the 6100 launch, AMD’s battle with Intel for the high-end x86 server market enters a new era. In the two-socket server space, Intel’s Westmere EP retains the speed title, clock-frequency-wise. At the same time, Nehalem EX, due to be announced tomorrow, will give Intel exclusive ownership of the 8P-and-above x86 server market. Meanwhile, AMD will use Magny-Cours to try to outmaneuver Intel with better price-performance and performance-per-watt on two-socket and four-socket machines. According to John Fruehe, director of product marketing of the server and workstation division, their whole focus is about value. “We’re going to be able to deliver more cores and more memory for less money,” he says. Pricing on the new CPUs range from a low of $266 up to $1,386 at the top end.

While Intel can still deliver faster cores on its Westmere EP, thanks in part to its 32nm process technology, AMD, with its 45nm technology, has opted to go for more cores that run proportionally slower. “Their per-core performance is higher than mine,” admits Fruehe. “But their per-core price is much higher than mine and their per-core power [draw] is much higher than mine.” The fastest Westmere EP CPUs top out at 3.33 GHz for the 6-core version and 3.46 GHz for the 4-core version. In contrast, the speediest 12-core and 8-core Magny-Cours come in at 2.3 GHz and 2.4 GHz respectively.

But performance-wise, the new Opterons still make a good showing against their higher-clocked and more expensive Xeon rivals. Matched against a 3.3 GHz 6-core Westmere EP (Xeon X5680), AMD says its 2.2 GHz 12-core Magny-Cours (Opteron 6174) essentially breaks even on the SPECint_rate2006 metric for integer performance and is about 20 percent faster as measured by SPECfp_rate2006 for floating point. That comparison seems especially favorable for AMD, considering the top-bin X5680 runs about $500 more than AMD’s middle-of-the-road 6174. Better yet, the Xeon part is rated at 130 watts TDP, while the Opteron comes in at 80 watts ACP — although these power ratings are not directly comparable.

AnandTech ran its own tests that pitted a 12-core Magny-Cours against a 6-core Westmere EP. For HPC workloads in particular, the Opteron performed very well, besting its Xeon competition in an LS-DYNA crash simulation code and a Fluent fluid dynamics test. The benchmarkers attributed the better HPC performance in these cases to the additional memory channel — 4 for the Magny-Cours versus 3 for the Westmere EP — and the additional cores.

In the 4P arena, the performance matchup with Nehalem EX is less certain. Here Intel brings the core count up to 8 and matches Magny-Cours with 4 memory channels per socket. Nehalem EX will also support up to 16 DIMMs per socket versus 12 for Magny-Cours. Cache-wise, Intel’s 8-core chip sports a full 24 MB of L3 cache, against 12 MB for AMD’s top offering. But Fruehe says Nehalem EX only supports up to 1066 MHz memory when the DIMMs are packed, while the Opterons can support all 12 DIMMs with 1333 MHz RAM. In addition, the EX has an extra buffer on each channel, which adds latency to the memory access.

Nevertheless, AMD intends to push the 6100 heavily for 4P platforms. According to Fruehe, the 6100 design eliminates the so-called “4P tax” that has made 2-socket machines the sweet spot in the server market for years. “If you think about your typical HPC cluster today, everybody buys 2P boxes because they’re cheap and easy to cluster together,” explains Fruehe. “You could get greater performance for a lot of workloads by jumping to a 4P — as long as you’re not saturating your interconnect — and end up saving a lot of money.”

Since Magny-Cours and the G34 chipset support both 2P and 4P designs, the processor and memory cost increase only linearly as you double up the CPUs. The savings come in because your motherboard, chassis, and power supply costs go down relative to two 2P boxes. And since you’re cutting the number of server nodes in half, you also save on interconnect adapters and switches, which is a significant chunk of the overall cost of a system. Also, with half as many nodes, your cluster is easier to manage, and in some cases, will require less costly software licensing.

The $266 to $1,386 price spread for Magny-Cours will look especially attractive for large-scale 4P setups compared to the more expensive Nehalem EX. (As of Monday, prices on the EX series have not been announced, but are expected to range between $800 to $3,600.) For HPC deployments in particular, where hundreds or thousands of nodes are involved, the up-front cost savings are likely to be significant.

On the other hand, AMD has decided not to play at all in the 8P server market. In doing so, the company will cede the x86 portion of this market entirely to Intel and Nehalem EX. The rationale is that the market volume is too small for AMD. Fruehe estimates that today the 8P space accounts for only 1600 to 1800 servers per quarter worldwide (less than 60,000 CPUs per year), and believes those numbers are shrinking. AMD has calculated that the price premium and system complexity associated with an 8P system won’t be worth it for the vast majority of customers. And as core counts plus memory capacity grow, many of these 8P SMP applications may be able to transition down to 4-socket servers. “Ultimately, the value we’ll be able to deliver in a 48-core 4P and the type of price points we can hit will make it increasingly difficult for people to justify spending the money on a Nehalem EX platform,” says Fruehe.

So far, most of the major system manufacturers have signed up for the Opteron upgrade, including HP, Dell, Cray, SGI, Appro, Penguin Computing, Supermicro, Colfax, Atipa and others. Interestingly, IBM is missing from this list, but they may be waiting for a more opportune moment to jump on the 6100 bandwagon. A new OEM partner for Opteron is Acer, which will be introducing 6100-based servers, including HPC boxes, in Europe and Asia, and later this year in North America.

If the server makers come through, AMD’s strategic focus on 2P and 4P servers may pay off. In the highly price-performance sensitive HPC market, the 6100 products could help the company recapture some of the market share it has lost over the last couple of years. And despite the momentum Intel has built for its Xeon products, customer loyalty for CPUs is only as enduring as the next procurement cycle.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National L Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is s Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This