CPU March Madness Ends with Intel Nehalem EX Launch

By Michael Feldman

March 31, 2010

In what has become one of the busiest months ever for CPU introductions, Intel got its final say on Tuesday with the launch of its much-anticipated Nehalem EX. The new processor line encompasses the Xeon 7500 and 6500 series and will be the basis for shared memory SMP systems from dozens of server makers, including HPC stalwarts like Cray, SGI and Bull.

Nehalem EX’s biggest claim to fame is its 8-core footprint (a first for Intel), although 6-core and 4-core variants are also available. Since the new chip is intended for the “expandable” server segment, platforms from 2 to 8 sockets are supported natively, with the 4-socket server being the sweet spot. Custom implementations can expand the CPU count much further, however. SGI’s Altix UV 1000, for example, can aggregate as many as to 256 CPUs into a single cache coherent NUMA system.

Up to 16 memory slots can be attached per Nehalem EX socket for a maximum memory capacity of 1 TB on a 4-socket server. Four memory channels per socket should keep RAM access humming along nicely for most data-intensive applications. (If a better bandwidth-to-compute ratio needed, it’s probably worth looking into the 6-core and 4-core variants.) In any case, the large 24 MB of L3 cache should help data access in general, although, to be fair, only the top-bin parts provide that much L3. All the others come with either 18 MB or 12 MB.

For traditional enterprise applications, Nehalem EX is being positioned to bring mission-critical computing to the mainstream. Business intelligence, ERP, OLTP, and basically any heavy-duty enterprise application that fits into a virtualized server environment is fair game. Thanks to the impressive core count, memory support and new RAS features of the new chip, Intel is aiming is to grab market share from the RISC CPU-based SMP platforms that own much of this mission-critical space today.

For HPC, the EX silicon is positioned to support technical applications that can benefit from large amounts of shared memory, high CPU counts, or both. Here we’re talking about memory-intensive or I/O-intensive applications like CAE, EDA, life science simulations, seismic modeling codes — really any HPC workload that relies on large datasets and can benefit from a shared memory model. In a scale-out cluster environment, SMP servers also have a place since they reduce the number of nodes, and thus simplify cluster management, network infrastructure, and software costs.

While the Xeon 7500 series is the mainstream product line for Nehalem EX, the 6500 series is a 2-socket-only offshoot that was designed specifically for the HPC market. As such, the 6500 seems to be positioned halfway between the 7500 and the Xeon dual-socket CPUs, the 5500 and 5600 (Nehalem and Westmere EP, respectively). Basically the 6500 is aimed at lower cost dual-socket servers for applications that need larger memory footprints and higher bandwidth than EP-based platforms can muster.

For the time being, though, all the HPC platforms announced in conjunction with the EX launch are using 7500 silicon. Here’s a rundown of two of the more interesting systems introduced by HPC vendors this week.

SGI Adds Mini-SMP to Altix UV Stable

SGI’s use of Nehalem EX in its Altix UV (Ultraviolet) line, was well documented here in HPCwire and elsewhere, when the machines were previewed back in November 2009. The mid-range UV 100 (up to 96 CPU sockets and 6 TB of memory) and the top-of-the line UV 1000 (up to 256 sockets and 16 TB of memory) are based on SGI’s NUMAlink interconnect and custom chipset that extends the new CPU’s SMP capabilities significantly beyond its natural 8-socket limit. As such, the UV 100 and 1000 represent the largest x86-based SMP systems on the market today.

SGI decided to use the official Nehalem EX launch this week to introduce an entry-level Ultraviolet, the UV 10. It’s a 4-socket rackmount server with a top core count of 32 and maximum memory capacity of 512 GB (or 1 TB if you want to pay for outrageously expensive 16 GB DIMMs). Although, the new system is much smaller than the UV 100 and 1000 models, it comes with a lot of I/O expansion capacity. Ten PCIe I/O expansion slots are available, aimed principally at storage and networking cards. ”In terms of a quad-socket server, this is one of the highest-end options available in the marketplace,” said Geoffrey Noer, SGI’s senior director of product marketing

The UV10 doesn’t use the special chipset or NUMAlink interconnect of its larger siblings, but is still able to run the same software stack. The cut-down UV can be used as an application development machine for a larger UV production system or as a dedicated machine for bite-sized shared memory applications. SGI is also positioning the UV 10 as a service node for large conventional clusters, and is intending to sell them as such with the Altix ICE line. A list price of $33,250 is quoted for a mid-range configuration: 4 Xeon X7542 processors (6-core, 2.66 GHz), 32 GB of memory, and a SATA boot drive.

HLRN (Germany), CALMIP (France), the Institute of Low Temperature Science, Hokkaido (Japan), and the University of Tennessee (US) have UV 100 or 1000 machines on order, with the first systems slated to begin shipping in the second quarter of the year. The UV 10 systems are available immediately.

Cray and Bull Team Up on SMP Offering

Nehalem EX has also spurred Bull and Cray to jump on the SMP bandwagon. In this case though, it’s a two-for-one deal. Both vendors are using the same Bull-designed hardware for these systems and adding their own branding, software stacks, and custom support on top. The Cray-branded CX1000-S is under its new line of entry-level and midrange HPC machines that the company introduced last week, while the Bull supernodes fit into the bullx product line under its Extreme Computing portfolio announced last year. According to Ian Miller, senior vice president of the productivity solutions group and marketing at Cray, they very much liked the Bull technology. And since each company has more or less staked out different geographical territories — Bull in much of Europe and Cray everywhere else — the partnership just made sense to everyone involved.

The CX1000-S and bullx supernodes scale to 16 sockets (128 cores) and 1 TB of memory. Since 16 sockets is beyond the 8-processor reach of the Nehalem design, a custom-built node extension technology is employed. The implementation is somewhat unconventional though. Instead of an integrated node controller, the engineers opted for a custom “coherency switch” that aggregates up to four quad-socket Nehalem EX-based servers into one.

To back up a little, there are actually two variations of these machines: a compute node and a management node. In the Cray stable, the product set is split into the CX1000-SC (compute) and the CX1000-SM (management) models. The matching offerings from Bull are the S6010 and S6030.

The compute node is an L-shaped 1.5U box that houses up to four Nehalem EX chips hooked together via the native QPI links. Multiple boxes can be jigsawed together to construct larger SMP nodes (up to a maximum 6U, 16-socket configuration) via the aforementioned coherency switch.

The management node is a 3U box that comes with six PCIe slots, and in that sense is similar to the I/O-expandable UV 10. And like the SGI offering, this machine is meant to be used as a service node for a cluster or as a standalone compute node for apps that need lots of I/O capacity. It can also be expanded into larger SMP configurations via the magic coherency switch.

The SMP building block nodes will be shipping soon, but the coherency switch hardware won’t be available until later in the second quarter. Cray has quoted a starting price of under $100,000 for the CX1000 line in general. Pricing on the bullx supernodes is not public.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This