CPU March Madness Ends with Intel Nehalem EX Launch

By Michael Feldman

March 31, 2010

In what has become one of the busiest months ever for CPU introductions, Intel got its final say on Tuesday with the launch of its much-anticipated Nehalem EX. The new processor line encompasses the Xeon 7500 and 6500 series and will be the basis for shared memory SMP systems from dozens of server makers, including HPC stalwarts like Cray, SGI and Bull.

Nehalem EX’s biggest claim to fame is its 8-core footprint (a first for Intel), although 6-core and 4-core variants are also available. Since the new chip is intended for the “expandable” server segment, platforms from 2 to 8 sockets are supported natively, with the 4-socket server being the sweet spot. Custom implementations can expand the CPU count much further, however. SGI’s Altix UV 1000, for example, can aggregate as many as to 256 CPUs into a single cache coherent NUMA system.

Up to 16 memory slots can be attached per Nehalem EX socket for a maximum memory capacity of 1 TB on a 4-socket server. Four memory channels per socket should keep RAM access humming along nicely for most data-intensive applications. (If a better bandwidth-to-compute ratio needed, it’s probably worth looking into the 6-core and 4-core variants.) In any case, the large 24 MB of L3 cache should help data access in general, although, to be fair, only the top-bin parts provide that much L3. All the others come with either 18 MB or 12 MB.

For traditional enterprise applications, Nehalem EX is being positioned to bring mission-critical computing to the mainstream. Business intelligence, ERP, OLTP, and basically any heavy-duty enterprise application that fits into a virtualized server environment is fair game. Thanks to the impressive core count, memory support and new RAS features of the new chip, Intel is aiming is to grab market share from the RISC CPU-based SMP platforms that own much of this mission-critical space today.

For HPC, the EX silicon is positioned to support technical applications that can benefit from large amounts of shared memory, high CPU counts, or both. Here we’re talking about memory-intensive or I/O-intensive applications like CAE, EDA, life science simulations, seismic modeling codes — really any HPC workload that relies on large datasets and can benefit from a shared memory model. In a scale-out cluster environment, SMP servers also have a place since they reduce the number of nodes, and thus simplify cluster management, network infrastructure, and software costs.

While the Xeon 7500 series is the mainstream product line for Nehalem EX, the 6500 series is a 2-socket-only offshoot that was designed specifically for the HPC market. As such, the 6500 seems to be positioned halfway between the 7500 and the Xeon dual-socket CPUs, the 5500 and 5600 (Nehalem and Westmere EP, respectively). Basically the 6500 is aimed at lower cost dual-socket servers for applications that need larger memory footprints and higher bandwidth than EP-based platforms can muster.

For the time being, though, all the HPC platforms announced in conjunction with the EX launch are using 7500 silicon. Here’s a rundown of two of the more interesting systems introduced by HPC vendors this week.

SGI Adds Mini-SMP to Altix UV Stable

SGI’s use of Nehalem EX in its Altix UV (Ultraviolet) line, was well documented here in HPCwire and elsewhere, when the machines were previewed back in November 2009. The mid-range UV 100 (up to 96 CPU sockets and 6 TB of memory) and the top-of-the line UV 1000 (up to 256 sockets and 16 TB of memory) are based on SGI’s NUMAlink interconnect and custom chipset that extends the new CPU’s SMP capabilities significantly beyond its natural 8-socket limit. As such, the UV 100 and 1000 represent the largest x86-based SMP systems on the market today.

SGI decided to use the official Nehalem EX launch this week to introduce an entry-level Ultraviolet, the UV 10. It’s a 4-socket rackmount server with a top core count of 32 and maximum memory capacity of 512 GB (or 1 TB if you want to pay for outrageously expensive 16 GB DIMMs). Although, the new system is much smaller than the UV 100 and 1000 models, it comes with a lot of I/O expansion capacity. Ten PCIe I/O expansion slots are available, aimed principally at storage and networking cards. ”In terms of a quad-socket server, this is one of the highest-end options available in the marketplace,” said Geoffrey Noer, SGI’s senior director of product marketing

The UV10 doesn’t use the special chipset or NUMAlink interconnect of its larger siblings, but is still able to run the same software stack. The cut-down UV can be used as an application development machine for a larger UV production system or as a dedicated machine for bite-sized shared memory applications. SGI is also positioning the UV 10 as a service node for large conventional clusters, and is intending to sell them as such with the Altix ICE line. A list price of $33,250 is quoted for a mid-range configuration: 4 Xeon X7542 processors (6-core, 2.66 GHz), 32 GB of memory, and a SATA boot drive.

HLRN (Germany), CALMIP (France), the Institute of Low Temperature Science, Hokkaido (Japan), and the University of Tennessee (US) have UV 100 or 1000 machines on order, with the first systems slated to begin shipping in the second quarter of the year. The UV 10 systems are available immediately.

Cray and Bull Team Up on SMP Offering

Nehalem EX has also spurred Bull and Cray to jump on the SMP bandwagon. In this case though, it’s a two-for-one deal. Both vendors are using the same Bull-designed hardware for these systems and adding their own branding, software stacks, and custom support on top. The Cray-branded CX1000-S is under its new line of entry-level and midrange HPC machines that the company introduced last week, while the Bull supernodes fit into the bullx product line under its Extreme Computing portfolio announced last year. According to Ian Miller, senior vice president of the productivity solutions group and marketing at Cray, they very much liked the Bull technology. And since each company has more or less staked out different geographical territories — Bull in much of Europe and Cray everywhere else — the partnership just made sense to everyone involved.

The CX1000-S and bullx supernodes scale to 16 sockets (128 cores) and 1 TB of memory. Since 16 sockets is beyond the 8-processor reach of the Nehalem design, a custom-built node extension technology is employed. The implementation is somewhat unconventional though. Instead of an integrated node controller, the engineers opted for a custom “coherency switch” that aggregates up to four quad-socket Nehalem EX-based servers into one.

To back up a little, there are actually two variations of these machines: a compute node and a management node. In the Cray stable, the product set is split into the CX1000-SC (compute) and the CX1000-SM (management) models. The matching offerings from Bull are the S6010 and S6030.

The compute node is an L-shaped 1.5U box that houses up to four Nehalem EX chips hooked together via the native QPI links. Multiple boxes can be jigsawed together to construct larger SMP nodes (up to a maximum 6U, 16-socket configuration) via the aforementioned coherency switch.

The management node is a 3U box that comes with six PCIe slots, and in that sense is similar to the I/O-expandable UV 10. And like the SGI offering, this machine is meant to be used as a service node for a cluster or as a standalone compute node for apps that need lots of I/O capacity. It can also be expanded into larger SMP configurations via the magic coherency switch.

The SMP building block nodes will be shipping soon, but the coherency switch hardware won’t be available until later in the second quarter. Cray has quoted a starting price of under $100,000 for the CX1000 line in general. Pricing on the bullx supernodes is not public.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This