Chipmakers Look to Rock High-End Server Biz

By Michael Feldman

April 1, 2010

The x86 CPU festivities are over for now, but the party’s just getting started. The debut of the latest Intel Xeon and AMD Opteron processors over the last few weeks marks something of a turning point for server makers. For one thing, the introduction of Intel’s 6-core Westmere EP and 8-core Nehalem EX CPUs, and AMD’s 12-core Magny-Cours processor marks the beginning of the end of the quad-core era. Given that, HPC servers with fewer than double-digit core counts will soon be the exception rather than the rule.

AMD and Intel are attacking the high-server space somewhat differently, though. With Westmere EP (now the Xeon 5600), Intel is continuing its traditional 2P server business. But with Nehalem EX (now the Xeon 7500), Intel is charting new territory — big shared memory SMP machines. Intel also introduced the Xeon 6500, a 2P-only variant of Nehalem EX, ostensibly aimed at the HPC market. Meanwhile AMD has consolidated its performance-oriented 2P and 4P products into a single Opteron 6000 product line, starting with Magny-Cours (now the Opteron 6100).

From a price-performance perspective AMD has a good story. With the 6100 Opterons, AMD will go head-to-head with the 2P 5600 Xeons, which have faster cores, but fewer of them. The mid-range Opteron 6174, which sports 12 cores and runs at 2.2 GHz, costs $1,165 in quantity. A Xeon with comparable performance is the 6-core X5680, which is clocked at 3.33 GHz and costs $1664. Although the individual Xeon cores run faster, for many types of parallel workloads, the additional six cores on the Opteron will make up the difference, and then some. The fact that the Intel architecture implements HyperThreading, which handles two threads per core, only boosts performance by 10 to 20 percent. And in some cases, such as Linpack, it doesn’t help at all. Since the 6100 Opterons have four channels of memory and support up to 12 DIMM slots per socket, compared to three channels and nine DIMMs for the Xeon 5600s, the AMD CPUs have an additional advantage on memory-loving apps.

The 6100 Opterons will also go up against the 6500 Xeons in the 2P arena, as well as the 7500 Xeons in the 4P space. Here the Xeons go up to eight cores, the memory channel differential has been equalized at four apiece, and the memory capacity advantage is now with Intel at 16 DIMMs per socket. But the EX-class parts are even more expensive than Xeon 5600 chips. For example, the 8-core 6500 and 7500 products cost between $2,461 and $3,692, which is more than two and three times the price, respectively, of the Opteron 6174 mentioned above. Even the least expensive 6-core EX, which is the 1.86 GHz Xeon x7530, costs $200 more than the 6174.

The bottom line is that the new Magny-Cours processors look like a very competitive solution for 2P and 4P servers. But the 4P story is particularly interesting. AMD is pushing this 6000 series as a platform that does away with the “4P tax.” The tax refers to the traditional premium vendors charged for CPUs and chipsets that support 4-socket servers. Since the 6000 hardware can be used in both 2P and 4P boxes, you can actually save money by consolidating dual-socket servers (as long as you don’t need to spread out the processors over more boxes to get at more I/O). “The only reason 4P processors have been priced like they have is because there’s a guy in the business who owns a large chunk of the market and has been pricing that way for 20 years,” says John Fruehe, who heads AMD’s Product Marketing of the Server and Workstation Division. “It’s more tradition than technology that has forced that price.”

That “guy,” that Fruehe is referring to is, of course, Intel. But prior to Magny-Cours, AMD also priced its 4P/8P Opteron 8000 CPUs at a premium in relation to its 2P Opteron 2000 parts. But according to him, they eventually came to the conclusion that the demand for 4P servers was being inhibited by this pricing model. In fact, according to Fruehe, the quad-socket Opteron-based supercomputers on the TOP500 list came about because AMD gave the system vendors a nice volume discount on Opteron 8000 CPUs. “Generally speaking those were deals where an 8000 processor was priced like a 2000,” he told me. “Suddenly the economics made sense.”

Although he wouldn’t point to any specific systems, the half-petaflop “Ranger” Sun Constellation cluster at TACC, which uses quad-socket Opteron-based blades, almost certainly fits in this category. Fruehe maintains AMD still turned a profit on these supercomputer deals, but it gave them the idea that it could move a lot more product by pricing 4P parts like 2P parts. They believe that this strategy will unleash this market in HPC and across enterprise computing.

On the other hand, AMD has decided leave the 8P (and above), at least for the time being. At 60K or so processors per year, the company has calculated this is too small a market to give special consideration to. One might ask, though: If the 4P servers are such a good idea, why not 8P, 16P and so on? As you keep adding processors, or cores for that matter, memory bandwidth and capacity become the limiting factor. As AMD and Intel keep pouring on the cores, they’re forced to rebalance the memory subsystem.

The idea behind the new Xeon 7500 line is to max out both compute and memory in a familiar x86 package. As of this week, OEMs can build 8-socket commodity boxes with 1 TB of memory. With this approach, not only does Intel think it can edge out proprietary RISC CPUs in SMP servers used for mission-critical computing, it also believes it can grow the SMP market overall.

According to David Kanter at Real World Technologies, that might indeed come to pass. Although in the past there were multiple reasons that 8P servers represented a specialty market, a confluence of commodity technologies, including the new Xeons themselves, are changing the economics. In a recent article, Kanter writes:

The primary barriers to adoption for large x86 servers are software, maturity and cost/benefit. Scalable applications that would benefit from 8S servers are not common. Some classic examples include I/O heavy workloads like ERP, transactional or analytic databases and also select HPC workloads that favor shared memory rather than message passing. More recently, server consolidation using virtualization has emerged as an important workload. In 2010, there are simply more scalable workloads than were previously available.

Kanter goes on to analyze how the different pieces of the enterprise ecosystem are evolving, and how they could favor a shift to commodity 8P servers. For now, AMD seems content to play it conservative and let Intel test the SMP waters. If successful, perhaps the junior member of the x86 franchise will jump in after Intel has built the market. In the meantime, AMD is focused on rebuilding its server mojo in the 2P and 4P sweet spots. Magny-Cours looks like a fine start.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore (~$675 million) supercomputing project, approved by the Ind Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the most experienced cluster administrators. Maintaining a balan Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

India Plots Three-Phase Indigenous Supercomputing Strategy

July 26, 2017

Additional details on India's plans to stand up an indigenous supercomputer came to light earlier this week. As reported in the Indian press, the Rs 4,500-crore Read more…

By Tiffany Trader

Tuning InfiniBand Interconnects Using Congestion Control

July 26, 2017

InfiniBand is among the most common and well-known cluster interconnect technologies. However, the complexities of an InfiniBand (IB) network can frustrate the Read more…

By Adam Dorsey

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This