The Week in Review

By Tiffany Trader

April 8, 2010

Here is a collection of highlights from this week’s news stream as reported by HPCwire.

Supermicro Delivers Platinum Level Servers

Tokyo Institute of Technology Selected as Japan’s First CUDA Center of Excellence

Criterion HPS Unveils the Phantom Extreme Featuring Intel Xeon 5600 Processors

Woodward Taps IBM High Performance Cloud Services to Simulate Aircraft Component Design

GridCentric Announces Copper Cluster Management Software

NVIDIA Quadro GPUs Are Certified for AutoCAD

NCAR Orders Cray XT5 Supercomputer

RenderStream Announces Its VDAC 8-16 GPU Systems

Fixstars Releases ‘The OpenCL Programming Book’

Lomonosov Supercomputer Tops New Russian List of Most Powerful HPC Systems

AccelerEyes Upgrades Jacket Software for GPU Computing

New Computer Cluster Ups the Ante for Notre Dame Research

Xilinx Helps University of Regensburg Launch Most Power-Efficient Supercomputer

Pittsburgh Supercomputing Center Accelerates Scientific Research with SGI Altix UV

Software Design Technique Allows Programs to Run Faster

New AMAX Solutions Powered by NVIDIA Tesla 20-Series GPU

National Petascale Computing Facility Reaches Substantial Completion

Netezza TwinFin Appliance Used for Data-Intensive Computing Applications at PNNL

Memristor Technology Holds Intriguing Promise

HP Labs this week announced advances in memristor technology that could fundamentally change the design of computing. Memristors could be the key that enables computers to handle the ongoing information explosion, where data from a slew of devices, both explicit and embedded, threatens to overwhelm our current computing limits.

So what is a memristor? According to the HP Labs announcement, it’s “a resistor with memory that represents the fourth basic circuit.”

If you’re familiar with electronics, you will recognize the language. The trinity of fundamental components encompasses the resistor, the capacitor, and the inductor. In 1971, a University of California, Berkeley engineer, Leon Chua, predicted that there should be a fourth element: a memory resistor, or memristor. However, when memristors were first theorized 40 years ago, they were too big to be practical.

It was not until two years ago, in 2008, that researchers from HP Labs rediscovered Chu’s earlier work. With the reduction of transistor sizes, even more capabilities of the memristor were realized due to the way properties behave at nanoscale.

What makes the memristor different from other circuits is that when the voltage is turned off, it remembers its most recent resistance, and it retains this memory indefinitely until the voltage is turned on again. It would take many more paragraphs for a full explanation, but if you are interested, I suggest this easy-to-understand primer at IEEE Spectrum Web site.

One of the advantages of memristors is that they require less energy to operate, and are already being considered as a replacement to transistor-based flash memory.

Researchers predict that in five years, such chips, when stacked together, could be used to create handheld devices that offer ten times greater embedded memory than exists today, and could also be used to power supercomputers for digital rendering and genomic research applications at far greater speeds than Moore’s Law suggests is possible.

Memristors work more like human brains. In fact, Leon Chua explained that our “brains are made of memristors,” referring to the function of biological synapses.

And according to R. Stanley Williams, senior fellow and director of Information and Quantum Systems Lab at HP:

Memristive devices could change the standard paradigm of computing by enabling calculations to be performed in the chips where data is stored rather than in a specialized central processing unit. Thus, we anticipate the ability to make more compact and power-efficient computing systems well into the future, even after it is no longer possible to make transistors smaller via the traditional Moore’s Law approach.

The promises this technology offers sound almost to good to be true. If even half of what is promised holds true, than this will go down in history as one of the great breakthroughs in computer technology.

48-Core Intel Processor for Educational Purposes Only

Intel announced plans to ship “limited quantities” of computers with an experimental 48-core processor to researchers by the middle of the year. The 48-core processors will be shipped mainly to academic institutions, an Intel rep said during an event in New York on Wednesday. And while the chip will probably not become commercially available, certain features may make their way into future products.

PCWorld reported:

The 48-core chip operates at about the clock speed of Atom-based chips, said Christopher Anderson, an engineer with Intel Labs. Intel’s latest Atom chips are power-efficient, are targeted at netbooks and small desktops, and run at clock speeds between 1.66GHz and 1.83GHz. The 48-core processor, built on a mesh architecture, could lead to a massive performance boost when all the chips communicate with each other, Anderson said.

The new processor reportedly has a power draw between 25-125 watts, and cores can be powered off to save energy or reduce clock speed. The chip touts better on-die power management capabilities than current multicore chips and comes with power-management software to help lower energy consumption depending on performance requirements.

During the Wednesday event, researchers demonstrated the processor’s advanced power management features. While running a financial application, sets of cores were deactivated and the power consumption went from 74 watts to 25 watts in under a second.

The new 48-core chip is based on the 80-core Teraflop prototype created in 2007 by Intel’s Tera-scale Computing Research Program. And that chip is a runner-up to the 48-core “Single-chip Cloud Computer” announced in December 2009, also a product of the Tera-scale Computing Research Program.

Those processors, however, were only prototypes and were never released into the wild. However, the 48-core chips announced this week are almost ready to leave the research nest, and will be released if not into the fierce corporate jungles at least into the relatively tamer academic habitat.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This