The Week in Review

By Tiffany Trader

April 8, 2010

Here is a collection of highlights from this week’s news stream as reported by HPCwire.

Supermicro Delivers Platinum Level Servers

Tokyo Institute of Technology Selected as Japan’s First CUDA Center of Excellence

Criterion HPS Unveils the Phantom Extreme Featuring Intel Xeon 5600 Processors

Woodward Taps IBM High Performance Cloud Services to Simulate Aircraft Component Design

GridCentric Announces Copper Cluster Management Software

NVIDIA Quadro GPUs Are Certified for AutoCAD

NCAR Orders Cray XT5 Supercomputer

RenderStream Announces Its VDAC 8-16 GPU Systems

Fixstars Releases ‘The OpenCL Programming Book’

Lomonosov Supercomputer Tops New Russian List of Most Powerful HPC Systems

AccelerEyes Upgrades Jacket Software for GPU Computing

New Computer Cluster Ups the Ante for Notre Dame Research

Xilinx Helps University of Regensburg Launch Most Power-Efficient Supercomputer

Pittsburgh Supercomputing Center Accelerates Scientific Research with SGI Altix UV

Software Design Technique Allows Programs to Run Faster

New AMAX Solutions Powered by NVIDIA Tesla 20-Series GPU

National Petascale Computing Facility Reaches Substantial Completion

Netezza TwinFin Appliance Used for Data-Intensive Computing Applications at PNNL

Memristor Technology Holds Intriguing Promise

HP Labs this week announced advances in memristor technology that could fundamentally change the design of computing. Memristors could be the key that enables computers to handle the ongoing information explosion, where data from a slew of devices, both explicit and embedded, threatens to overwhelm our current computing limits.

So what is a memristor? According to the HP Labs announcement, it’s “a resistor with memory that represents the fourth basic circuit.”

If you’re familiar with electronics, you will recognize the language. The trinity of fundamental components encompasses the resistor, the capacitor, and the inductor. In 1971, a University of California, Berkeley engineer, Leon Chua, predicted that there should be a fourth element: a memory resistor, or memristor. However, when memristors were first theorized 40 years ago, they were too big to be practical.

It was not until two years ago, in 2008, that researchers from HP Labs rediscovered Chu’s earlier work. With the reduction of transistor sizes, even more capabilities of the memristor were realized due to the way properties behave at nanoscale.

What makes the memristor different from other circuits is that when the voltage is turned off, it remembers its most recent resistance, and it retains this memory indefinitely until the voltage is turned on again. It would take many more paragraphs for a full explanation, but if you are interested, I suggest this easy-to-understand primer at IEEE Spectrum Web site.

One of the advantages of memristors is that they require less energy to operate, and are already being considered as a replacement to transistor-based flash memory.

Researchers predict that in five years, such chips, when stacked together, could be used to create handheld devices that offer ten times greater embedded memory than exists today, and could also be used to power supercomputers for digital rendering and genomic research applications at far greater speeds than Moore’s Law suggests is possible.

Memristors work more like human brains. In fact, Leon Chua explained that our “brains are made of memristors,” referring to the function of biological synapses.

And according to R. Stanley Williams, senior fellow and director of Information and Quantum Systems Lab at HP:

Memristive devices could change the standard paradigm of computing by enabling calculations to be performed in the chips where data is stored rather than in a specialized central processing unit. Thus, we anticipate the ability to make more compact and power-efficient computing systems well into the future, even after it is no longer possible to make transistors smaller via the traditional Moore’s Law approach.

The promises this technology offers sound almost to good to be true. If even half of what is promised holds true, than this will go down in history as one of the great breakthroughs in computer technology.

48-Core Intel Processor for Educational Purposes Only

Intel announced plans to ship “limited quantities” of computers with an experimental 48-core processor to researchers by the middle of the year. The 48-core processors will be shipped mainly to academic institutions, an Intel rep said during an event in New York on Wednesday. And while the chip will probably not become commercially available, certain features may make their way into future products.

PCWorld reported:

The 48-core chip operates at about the clock speed of Atom-based chips, said Christopher Anderson, an engineer with Intel Labs. Intel’s latest Atom chips are power-efficient, are targeted at netbooks and small desktops, and run at clock speeds between 1.66GHz and 1.83GHz. The 48-core processor, built on a mesh architecture, could lead to a massive performance boost when all the chips communicate with each other, Anderson said.

The new processor reportedly has a power draw between 25-125 watts, and cores can be powered off to save energy or reduce clock speed. The chip touts better on-die power management capabilities than current multicore chips and comes with power-management software to help lower energy consumption depending on performance requirements.

During the Wednesday event, researchers demonstrated the processor’s advanced power management features. While running a financial application, sets of cores were deactivated and the power consumption went from 74 watts to 25 watts in under a second.

The new 48-core chip is based on the 80-core Teraflop prototype created in 2007 by Intel’s Tera-scale Computing Research Program. And that chip is a runner-up to the 48-core “Single-chip Cloud Computer” announced in December 2009, also a product of the Tera-scale Computing Research Program.

Those processors, however, were only prototypes and were never released into the wild. However, the 48-core chips announced this week are almost ready to leave the research nest, and will be released if not into the fierce corporate jungles at least into the relatively tamer academic habitat.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

ESnet Now Moving More Than 1 Petabyte/wk

December 12, 2017

Optimizing ESnet (Energy Sciences Network), the world's fastest network for science, is an ongoing process. Recently a two-year collaboration by ESnet users – the Petascale DTN Project – achieved its ambitious goal t Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This