Network-based Processing Versus Host-based Processing: Lessons Learned

By Gilad Shainer

May 17, 2010

Introduction

CPU clock speeds have remained essentially constant over the last several years, resulting in the number of CPUs used in high-end systems rapidly increasing to keep up with the performance boosts expected by Moore’s law. System size on the TOP500 list has changed rapidly, and, in November 2009 the top ten systems averaged 134,893 cores, with five systems larger than 100,000 cores. This rapid increase of system size and the associated increase in the number of compute elements used in a single user job increase the urgency of dealing with system characteristics that impede application scalability.

By providing low-latency, high-bandwidth and extremely low CPU overhead, InfiniBand has become the most deployed high-speed interconnect, replacing proprietary or low-performance solutions. The InfiniBand Architecture (IBA) is an industry-standard fabric designed to provide high scalability and efficient utilization of compute processing resources. InfiniBand scalability was already proven on multiple large-scale systems listed on the TOP500 list: LANL “Roadrunner” (4K nodes and 130K cores), NASA (above 7K nodes and 56K cores), NUDT “TianHe” (3K nodes and 72K cores), Jülich JuRoPa and HPC-FF (3K nodes and 30K cores) , TACC (4K nodes and 63K cores) and Sandia “Red Sky” (5.4K nodes and 43K cores) are a few examples. All of them use an InfiniBand solution that provides network-based processing.

Network-based Processing Versus Host-based Processing

In general, connectivity solutions can be divided into multiple categories: standard (such as InfiniBand and Ethernet) versus proprietary (such as SeaStar and Quadrics), high speed versus low speed, and offloading (or network-based processing) versus onloading (i.e., host-based processing). With offloading network solutions, the entire network transport is handled and performed by the NIC or adapter, including error handling, data retransmissions for reliable data transfer, and other sophisticated communications such as MPI. Onloading network solutions rely on the host central processing units (CPUs) to perform any task that is related to data transfer between servers or servers and storage; from data gathering, data packet creation, transport checks, reliability, physical-to-virtual memory translation, process protection (i.e., security) and more. To make it simple, offloading networks free the CPU from the need to handle server-to-server communications and instead dedicate most cycles to the user applications, and onloading networks are no more than the proverbial string and two metal cans that we played with as children.

Why Onloading Solutions?

The motivation for onloading solutions, or for using a string and two metal cans, is the simplicity of building such solutions. Since all networking processing is being done by the host, the NIC or the adapter needs only to include a bridge from the host-based interface (in most cases today, it is PCI-Express) and the network interface (InfiniBand, Ethernet etc.) and a buffer for shock absorption (which protects the network from a burst of data). As such, no major new technology needs to be developed, making solutions less costly. The big drawback is with the scalability and performance that such solutions can provide within a system, measured in terms of overall system performance and productivity. As more overhead processing is done by the CPU, less CPU time is available for user applications, resulting in lower system performance and scalability. One example is a comparison between Ethernet and InfiniBand on the Top500 list; since most of Ethernet solutions require the TCP (i.e., the transport) to be handled by the CPU, Ethernet-connected systems achieve on average only 50 percent efficiency, meaning 50 percent of the system capability cannot be utilized or is otherwise wasted. InfiniBand-connected systems on the Top500 list demonstrate up to 96 percent efficiency, therefore maximizing the CPU cycles for the user application and hence the overall system return on investment.

Offloading Solutions: Balance the System

Offloading network solutions eliminate the CPU overhead related to process-to-process communications, data transfer reliability, memory translations and process protections (or security) and data segmentations and reassembly. Moreover, this is the only way to counter the effect of system noise and jitter on application performance and scalability (e.g., by offloading MPI collectives communications), and the only way to allow overlapping between computations and communications within the server.

Scientific simulation codes frequently use collective communications. Offloading networks typically include programming capabilities for special features, and simulation of future problems.

With the increase in the demand for higher performance and scalability, offloading solutions are required in order to balance the increased number of CPU cores, and to provide a solution that can maximize the platform compute capability. Offloading solutions require sophisticated technology and advanced simulations in NIC or adapter deign. Therefore, not many vendors have the knowledge and capabilities required to produce offloading networks.

The System Latency

User applications resided in the user space, a space where no protection can be guaranteed for the process data. Data movement needs to involve an entity that will ensure that data from one process will not overwrite the memory space of another process by mistake, resulting in data destruction and security issues. Such entity can be the host CPU in the kernel space or the networking adapter. If done by the CPU in the kernel space, any user data needs to be copied there before being sent to the wire (i.e., a buffer copy), user to kernel system call needs to be triggered and as well as a CPU interrupt. Furthermore, data copy in large messages can increaste the negative performance effects due to cache trashing, TLBs etc. This implies higher latency for data transfer, as can be seen in Figure 1; this compares the latencies of “write” transactions between two servers. The latency ratio between onloading solutions and offloading solutions (in this case, InfiniBand), can be up to 700 percent higher when using onloading solutions versus offloading solutions. 
 
Figure 1

One can question the RDMA Write latency difference in light of the data provided by the different vendors for MPI latency. Both offloading-based and onloading-based solutions providers promote about 1us latency for MPI transactions. As offloading solutions demonstrate around 1us latency for RDMA write and send transactions, it is obvious that the MPI latency will be in the same range. On the other hand, onloading solutions demonstrate 7us latency for RDMA write transactions, so how come vendors promote figures around 1us for MPI latency? The reason is that with onloading solutions, such MPI latency benchmarks send the data directly from the user space to the network, and writing the data back from the network to the user space avoiding the buffer copy and the kernel space memory mapping. While this can be done for artificial benchmarks, avoiding memory checking and process isolation in production usage can result in data reliability and security issues. Those issues are critical in systems hosting many users, e.g., in cloud computing.

Network Message Rate

One of the known benchmarks besides latency and throughput is the network message rate, which is basically the network throughput divided by the message size, for small message sizes. In the case of onloading networks, this benchmark tests the ability of the CPU cores to create a network packet and send it through the two metal cans and the string. Assuming that the bridging between the host interface, or the PCI-Express, and the network interface (InfiniBand, for example) is good enough to provide the maximum data speed of those interfaces, as more CPU cores are used for network packet creation, more messages will be sent on the wire. One must remember that first, for such benchmarks, all of the CPU resources are being used for network packet creation; therefore no CPU is available for the user applications; and, second, in such benchmarks it is the same network packet that is being sent to the wire over and over again and does not reflect the real application situation where data on the wire is different from one network packet to the other. In simple words, for onloading networks, message rate is a CPU benchmark, and not really a network benchmark.

For offloading networks, the message rate benchmark really measures the network’s ability to create data packets and send them to the target. In the case of offloading networks, the CPU is not involved in the data transfer, and therefore is free for the user applications. The information about CPU availability is not mentioned on the various message rate benchmark results that are used for different publication methods, as shown in Figure 2. Figure 2 compares the message rate of an InfiniBand offloading solution versus InfiniBand onloading, and, as can be seen, no data point for CPU availability is provided. Actually, the CPU availability in this case is nearly zero for the onloading solution, which translates to no capability to run user applications, as all of the CPU cycles are being used to create network packets and send them out.
 
Figure 2

Figures 3 and 4 provide the InfiniBand message rate comparison based on the CPU availability. The comparison points of 50 percent and 85 percent CPU availability were used. With 50 percent, half of the CPU cycles were set for the user application, and the other half of the CPU cycles were used for the network processing within the onloading network solution. This resembles the average capability of the Ethernet networks: to provide 50 percent CPU availability, or efficiency. In the 85 percent case, 85 percent of the CPU cycles where dedicated to the user applications, while only 15 percent of the CPU cycles could be used for the packet creation. This represents the average capability of InfiniBand networks. As can be seen, the InfiniBand offloading solution maintains the same message rate capabilities since it does not demand CPU cycles for network processing, while the message rate capability of the onloading solution has been reduced dramatically. In production environments, CPU availability is critical for efficient usage of compute systems and for delivering the needed scalability. Offloading network are critical to guaranty that those requirements are met.
 
Figure 3

 
Figure 4

Scalability and Productivity

Those are the more desired items: to scale the system to meet the compute needs of today and tomorrow, and to maximize the return of investment or the productivity of the system. When one invests in the latest CPU technologies and a fast connection to host memory, it is critical to ensure that those resources can be fully utilized, and to connect them via high-performance, offloaded networking solutions.

The ability of adapters to offload the MPI collectives communication is extremely important for HPC application based on MPI. Collective communications, which have a crucial impact on the application’s scalability, are frequently used by scientific simulation codes like broadcasts for sending around initial input data, reductions for consolidating data from multiple sources, and barriers for global synchronization. Any collective communication executes certain global communications operations by coupling all processes in a given group. This behavior tends to have the most significant negative impact on the application’s scalability.

In addition, the explicit and implicit communication coupling, used in high-performance implementations of collective algorithms, tends to magnify the effects of system noise on application performance, further hampering application scalability. Some adapters address the collective communication scalability problem by offloading a sequence of data-dependent communications to the Host Channel Adapter (HCA). This solution provides the mechanism needed to support computation and communication overlap, allowing the communications to progress asynchronously in hardware, while at the same time computations are processed by the CPU. It also is a way to reduce the effect of system noise and application skew on application scalability. Needless to say, those capabilities cannot be provided with onloading solutions. Onloading solutions do the opposite; they eliminate any way to overlap computation and communications cycles, and thus magnify the effects of system noise and jitter on application performance.

Summary

As tests show, network offloading solutions are critical for high-performance system scalability, performance and productivity. Onloading solutions can negatively affect the system efficiency, and therefore are not recommended for systems with the above requirements. The main (and probably only) reason for onloading solutions is their price. Surprisingly, according to public market surveys, there is no real price gap between onloading solutions and offloading solutions in the InfiniBand market. Therefore, for a given system, the decision between offloading and onloading solutions should be very easy. When price gaps do exist, one should always review the entire system cost (i.e., by taking into account both capital expenses and operational expenses), and the desired return on investment for making the right decisions.

From the performance figures shown in 2-4, one can see that offloading networks (in this case InfiniBand), provide the needed scalability for multiple system cores while ensuring maximum core performance for user applications. One can argue that the frequency of the NIC or adapter is not as fast as the CPU, but such speed is not required. Offloading adapters need to be able to handle all incoming/outgoing data at wire speed, and — since it is being done in a highly parallel way — the offloading adapters can maintain the needed scalability and high performance without running at CPU-like frequencies. As the number of cores grows, the adapters provide higher throughput. Thus, using adapters that can handle all network data at wire speed, as in a full offloading architecture, is the secret for scalable systems.

About the Author

Gilad Shainer is an HPC evangelist that focuses on high-performance computing, high-speed interconnects, leading-edge technologies and performance characterizations. He is a senior director of HPC and technical computing at Mellanox Technologies and the chairman of the HPC Advisory Council. Gilad Shainer holds M.Sc. degree (2001, Cum Laude) and a B.Sc. degree (1998, Cum Laude) in Electrical Engineering from the Technion Institute of Technology in Israel. He also holds patents in the field of high-speed networking.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Perverse Incentives? How Economics (Mis-)shaped Academic Science

July 12, 2017

The unintended consequences of how we fund academic research—in the U.S. and elsewhere—are strangling innovation, putting universities into debt and creatin Read more…

By Ken Chiacchia, Senior Science Writer, Pittsburgh Supercomputing Center

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This