IBM Brings NVIDIA Tesla GPUs Onboard

By Michael Feldman

May 18, 2010

NVIDIA’s GPU computing ambitions got a major boost today with IBM’s announcement of the iDataPlex dx360 M3. The new HPC server pairs two Tesla GPUs with two CPUs inside the same server chassis. As such, IBM represents the first Tier 1 server vendor to bring CPU-GPU “hybrid” computing to the high performance computing market.

“This is the first time we’re in a mainstream server,” says NVIDIA’s Sumit Gupta, senior product manager for the Tesla GPU computing group. Last week, Appro, Supermicro, AMAX and Tyan announced integrated CPU-GPU server gear based on NVIDIA’s new Fermi architecture Tesla 20-series devices. What IBM provides is a broad global sales channel and unmatched brand recognition.

All these systems, including the new iDataPlex from IBM, make use of the latest Tesla M2050 computing modules that can be integrated into a CPU-based host system. Each M2050 delivers 515 gigaflops of raw double precision floating point performance (or 1,030 gigaflops single precision), and comes with 3 GB of GDDR5 memory. IBM customers can also opt for the M2070, which offers the same floating point performance, but with 6 GB of local GPU memory.

The base configuration on the new iDataPlex consists of a two-socket motherboard with the latest Intel Xeon CPUs. A riser card is used to hook in the Tesla modules. The configuration allows for relatively easy maintenance and replacement of the GPU components.

IBM’s move into the GPU computing space is a big win for NVIDIA and for GPU acceptance in HPC, in general. Over the past couple of years, the company had remained very quiet on the GPU computing front, and there were no indications it would be adding this capability to its HPC lineup. “I think what’s changed is that customers have been experimenting for a long time and now they’re getting ready to buy,” says Dave Turek, vice president of the deep computing group at IBM. “It’s as simple as that.”

According to Turek, IBM has been tracking customer demand for this capability for some time, and felt now was the time to jump onto the GPU computing train. From Turek’s point of view, this is less about the extra capabilities provided by NVIDIA’s new Fermi architecture (ECC memory, double precision, programmability) and more about the general increase in customer acceptance of the GPU computing paradigm. “If the marketplace hadn’t been ready at this time, we would have bypassed this for sure,” he admits. “It wasn’t the technology that drove us to do this. It was the maturation of the marketplace and the attitude toward using this technology.”

The company expects the new GPU-equipped iDataPlex to get the most traction in what have become the early adopter segments for GPU accelerated computing, namely the oil and gas industry, big science research at government labs and universities, and the biotech space (with perhaps some uptake by financial institutions). All of those segments have a few things in common that makes them an especially attractive target for GPU acceleration: a nearly endless need for more vector math capability, in-house programming expertise to push their apps over the GPU programming hurdle, and a limited dependency on ISVs who may or may not be interested in GPU support.

IBM’s decision to pursue the HPC market with a CPU-GPU offering is particularly relevant in another sense. Over the past couple of years, the company had pinned much of its hybrid supercomputing hopes on its own HPC variant of the Cell processor: the PowerXCell 8i. That processor was used to power the Roadrunner supercomputer, the first general-purpose computing system to break the Linpack petaflop barrier back in 2008. IBM still offers the Cell-based QS22 blades based on the PowerXCell 8i, but has halted plans to forge a successor to that chip design.

In fact, from IBM’s point of view, the GPU-equipped iDataPlex is just another entry in its rather large portfolio of HPC hardware. Between the new Power7-based 755 servers, the Blue Gene/P, and its x86-based iDataPlex gear, IBM has probably the broadest HPC offerings in the industry. The hybrid computing iDataPlex is another way the company thinks it can cover what has become a fairly diverse HPC market.

Turek says IBM will be careful not to overhype its new GPU-accelerated boxes. Although coprocessor acceleration seems to be in vogue right now, not every application is going to be able to take advantage of it. Certainly most matrix math-intensive apps will be able to realize a several-fold performance boost compared to a CPU-only implementation, but it really depends on how much of the code is engaged in these types operations and how much is just doing sequential threading.

If Linpack is a guide — and that’s really all it is — some apps will do very well indeed on the new Fermi GPUs. NVIDIA ran some benchmarks on its own CPU-GPU server, consisting of two Tesla C2050 cards (comparable to two M2050s) plus two Intel Xeon X5550 processors, with 48 GB memory. They found Linpack performance was eight times that of a comparable CPU-only server: 80.1 gigaflops for the CPU version versus 656.1 for the GPU-accelerated box. When they looked at price-performance and power usage, they found a five-fold advantage. So for $1 million worth of CPUs, you can get 10 teraflops of Linpack, while that same money spent on GPU-CPU gear will get you to 50 teraflops — and a certain spot on the TOP500 if you’re interested in HPC celebrity.
Fermi GPU Linpack

With IBM now in the GPU computing game, it’s almost a sure bet HP and Dell won’t be far behind. And with the tier 1 OEMs onboard, integrated CPU-GPU servers are likely to become standard operating equipment by most, if not all, HPC vendors over the next several months.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provides participants the opportunity to network with industry lea Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This