Cray Unveils “Baker” Supercomputer

By Michael Feldman

May 25, 2010

Supercomputer maker Cray did a pre-launch of sorts for its upcoming “Baker” supercomputer on Tuesday, giving the machine its official product designation: the XE6. Although the company won’t be shipping the hardware until later this year, there’s already a backlog of orders for the petascale machines, and Cray is setting the stage for a big debut.

The XE6 represents Cray’s next-generation supercomputer that is being billed as the first x86-based machine designed to deliver sustained petaflops performance across a range of HPC applications. Although the new super is employing the same AMD CPUs as the current generation XT6 (thus retaining the ‘6’ designation for the 6th generation Opterons), the new Gemini system network provides the foundation for much more scalability and performance.

Cray is saying the new architecture will scale up to 100 teraflops of raw performance and be able to offer multiple petaflops for those applications that can take advantage of hundreds of thousands or even a million CPU cores. As such, the XE6 becomes Cray’s top-end offering for production supercomputing, costing $2 million-plus for the privilege of owning one.

The XE6 inherits a lot of its basic features from the XT6 line. Most importantly, the Opteron 6100 (Magny-Cours) compute blades are shared between the two systems. As a consequence, an XT6 installation will be able to be upgraded to an XE6 by swapping out the SeaStar interconnect hardware with Gemini parts. Likewise, an XT5 system can be upgraded to an “XE5” in the same manner.

The recently retooled Cray Linux Environment (CLE), which includes a cluster compatibility mode for ISV codes, will also be the operating systems in the XE6. Although the new OS is advertised as supporting at least 500K cores, its true upper limit will probably be tested after the first big XE6 systems are deployed.

As mentioned above, the key new feature of the design is Gemini, which provides the foundation for the XE6’s high-end capabilities. “The Gemini interconnect is really the interconnect that we’ve designed for the multicore era,” says Barry Bolding, Cray vice president of the Scalable Systems group. “It pushes those boundaries much further than the older SeaStar interconnect could do.”

Gemini supports a “high-radix” network and delivers extreme messaging rates (100 times better than SeaStar) as well as much improved latency (three times better than SeaStar). In general, a high-radix router implementation uses many narrow ports rather than fewer, wider ports. Although there are some challenges involved, the design is more able to convert pin bandwidth to reduced latency, and do so at a reduced cost. In this case, the better performance allows the XE6 to scale up to a million CPU cores and beyond.

The switch from SeaStar to Gemini is a big move for Cray, representing the first such architectural change in five years. It is similar to the older SeaStar network only inasmuch as it shares the same 3D torus topology and switchless design. Gemini actually has much more in common with the interconnect used in Cray’s X2 (Black Widow) vector-based supercomputer, and is basically an updated version of that design. According to Bolding, the company believes this high-radix architecture will be one Cray relies on for the next decade or so in all its top-of-the line supers.

One of the more interesting features enabled by Gemini is support for a global address space. Global memory is a well-known feature in SMP machines, but for distributed memory systems, has only been accomplished through software/hardware virtualization (for example, ScaleMP and 3Leaf). According to Bolding, the XE6 will be the first HPC machine with a global addressing capability in an MPP design.

Global memory support in the Gemini hardware allows an application to grab a piece of memory on a non-local node and treat it as its own (and without having to bother the OS). PGAS languages like Co-Array Fortran (CAF) and Unified Parallel C (UPC) or even SHMEM, can be used to write parallel applications that take advantage of this shared memory layout. In general, these languages enable a more straightforward way to treat data on big memory machines compared to message passing. And although not nearly as popular as the MPI-style programming, PGAS languages may become more popular as systems scale beyond the practical capabilities of message shuffling codes. Cray’s Chapel language, developed under DARPA’s High Agency’s High Productivity Computing Systems program, represents the company’s own programming environment that supports a partitioned global address space.

Besides global address support, Gemini also has smarts in it to recover from link failures and perform adaptive routing. For example, since there are multiple communication channels per node, degradation on one channel can be accommodated by rerouting traffic. A related capability enables a warm swapping of blades (without a system shutdown). This is accomplished by quieting network traffic, rerouting the packets, replacing the blade, and then restoring network traffic.

The Gemini chip itself is built by TSMC on a 90nm process node. It’s larger than the SeaStar die, but each Gemini chip can manage two nodes, so it takes the place of two SeaStar processors. According to Bolding, Gemini does use slightly more power than the two chips it replaces, but the added functionality and performance are well worth the extra few watts.

Cray already has some deep-pocketed customers lined up for XE6 installations, including the DOE’s National Energy Research Scientific Computing Center (NERSC), the High-End Computing Terascale Resource (HECToR) in the UK, the Korea Meteorological Administration (KMA), the National Nuclear Security Administration (NNSA), and the National Oceanic and Atmospheric Administration (NOAA). Cray was also tapped to deliver three XE6 supers to the US Air Force Research Laboratory, the Arctic Region Supercomputing Center and the US Army Engineer Research and Development Center. All told, more than $200 million worth of XE6 systems are on backorder.

Although the exact date that the XE6 machines will be ready for shipment is still up in the air, Cray is sticking to its previous Q3 timeframe for a production launch. And since the company is trumpeting the new super this week, it’s a good bet that it doesn’t foresee any showstoppers that would derail this schedule.

That, of course, would be good news for the supercomputer maker. First quarter sales were off to a slow start, so if the company expects to hit its yearly revenue goal of $305 to $325 million, it’s going to need to realize a significant chunk of XE6 sales in the second half of the 2010. Since a number of the announced installations are scheduled for deployment toward the end of the year, it’s going to be a photo finish for Cray.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Samsung and a number of other corporations to its IBM Q Net Read more…

By Tiffany Trader

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

By HPCwire Staff

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in Read more…

By Tiffany Trader

IBM Launches Commercial Quantum Network with Samsung, ORNL

December 14, 2017

In the race to commercialize quantum computing, IBM is one of several companies leading the pack. Today, IBM announced it had signed JPMorgan Chase, Daimler AG, Read more…

By Tiffany Trader

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as several tech giants jockey to establish a pole position in the race toward commercializ Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This