Cray Unveils “Baker” Supercomputer

By Michael Feldman

May 25, 2010

Supercomputer maker Cray did a pre-launch of sorts for its upcoming “Baker” supercomputer on Tuesday, giving the machine its official product designation: the XE6. Although the company won’t be shipping the hardware until later this year, there’s already a backlog of orders for the petascale machines, and Cray is setting the stage for a big debut.

The XE6 represents Cray’s next-generation supercomputer that is being billed as the first x86-based machine designed to deliver sustained petaflops performance across a range of HPC applications. Although the new super is employing the same AMD CPUs as the current generation XT6 (thus retaining the ‘6’ designation for the 6th generation Opterons), the new Gemini system network provides the foundation for much more scalability and performance.

Cray is saying the new architecture will scale up to 100 teraflops of raw performance and be able to offer multiple petaflops for those applications that can take advantage of hundreds of thousands or even a million CPU cores. As such, the XE6 becomes Cray’s top-end offering for production supercomputing, costing $2 million-plus for the privilege of owning one.

The XE6 inherits a lot of its basic features from the XT6 line. Most importantly, the Opteron 6100 (Magny-Cours) compute blades are shared between the two systems. As a consequence, an XT6 installation will be able to be upgraded to an XE6 by swapping out the SeaStar interconnect hardware with Gemini parts. Likewise, an XT5 system can be upgraded to an “XE5” in the same manner.

The recently retooled Cray Linux Environment (CLE), which includes a cluster compatibility mode for ISV codes, will also be the operating systems in the XE6. Although the new OS is advertised as supporting at least 500K cores, its true upper limit will probably be tested after the first big XE6 systems are deployed.

As mentioned above, the key new feature of the design is Gemini, which provides the foundation for the XE6’s high-end capabilities. “The Gemini interconnect is really the interconnect that we’ve designed for the multicore era,” says Barry Bolding, Cray vice president of the Scalable Systems group. “It pushes those boundaries much further than the older SeaStar interconnect could do.”

Gemini supports a “high-radix” network and delivers extreme messaging rates (100 times better than SeaStar) as well as much improved latency (three times better than SeaStar). In general, a high-radix router implementation uses many narrow ports rather than fewer, wider ports. Although there are some challenges involved, the design is more able to convert pin bandwidth to reduced latency, and do so at a reduced cost. In this case, the better performance allows the XE6 to scale up to a million CPU cores and beyond.

The switch from SeaStar to Gemini is a big move for Cray, representing the first such architectural change in five years. It is similar to the older SeaStar network only inasmuch as it shares the same 3D torus topology and switchless design. Gemini actually has much more in common with the interconnect used in Cray’s X2 (Black Widow) vector-based supercomputer, and is basically an updated version of that design. According to Bolding, the company believes this high-radix architecture will be one Cray relies on for the next decade or so in all its top-of-the line supers.

One of the more interesting features enabled by Gemini is support for a global address space. Global memory is a well-known feature in SMP machines, but for distributed memory systems, has only been accomplished through software/hardware virtualization (for example, ScaleMP and 3Leaf). According to Bolding, the XE6 will be the first HPC machine with a global addressing capability in an MPP design.

Global memory support in the Gemini hardware allows an application to grab a piece of memory on a non-local node and treat it as its own (and without having to bother the OS). PGAS languages like Co-Array Fortran (CAF) and Unified Parallel C (UPC) or even SHMEM, can be used to write parallel applications that take advantage of this shared memory layout. In general, these languages enable a more straightforward way to treat data on big memory machines compared to message passing. And although not nearly as popular as the MPI-style programming, PGAS languages may become more popular as systems scale beyond the practical capabilities of message shuffling codes. Cray’s Chapel language, developed under DARPA’s High Agency’s High Productivity Computing Systems program, represents the company’s own programming environment that supports a partitioned global address space.

Besides global address support, Gemini also has smarts in it to recover from link failures and perform adaptive routing. For example, since there are multiple communication channels per node, degradation on one channel can be accommodated by rerouting traffic. A related capability enables a warm swapping of blades (without a system shutdown). This is accomplished by quieting network traffic, rerouting the packets, replacing the blade, and then restoring network traffic.

The Gemini chip itself is built by TSMC on a 90nm process node. It’s larger than the SeaStar die, but each Gemini chip can manage two nodes, so it takes the place of two SeaStar processors. According to Bolding, Gemini does use slightly more power than the two chips it replaces, but the added functionality and performance are well worth the extra few watts.

Cray already has some deep-pocketed customers lined up for XE6 installations, including the DOE’s National Energy Research Scientific Computing Center (NERSC), the High-End Computing Terascale Resource (HECToR) in the UK, the Korea Meteorological Administration (KMA), the National Nuclear Security Administration (NNSA), and the National Oceanic and Atmospheric Administration (NOAA). Cray was also tapped to deliver three XE6 supers to the US Air Force Research Laboratory, the Arctic Region Supercomputing Center and the US Army Engineer Research and Development Center. All told, more than $200 million worth of XE6 systems are on backorder.

Although the exact date that the XE6 machines will be ready for shipment is still up in the air, Cray is sticking to its previous Q3 timeframe for a production launch. And since the company is trumpeting the new super this week, it’s a good bet that it doesn’t foresee any showstoppers that would derail this schedule.

That, of course, would be good news for the supercomputer maker. First quarter sales were off to a slow start, so if the company expects to hit its yearly revenue goal of $305 to $325 million, it’s going to need to realize a significant chunk of XE6 sales in the second half of the 2010. Since a number of the announced installations are scheduled for deployment toward the end of the year, it’s going to be a photo finish for Cray.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

University of Chicago Researchers Generate First Computational Model of Entire SARS-CoV-2 Virus

January 15, 2021

Over the course of the last year, many detailed computational models of SARS-CoV-2 have been produced with the help of supercomputers, but those models have largely focused on critical elements of the virus, such as its Read more…

By Oliver Peckham

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Roar Supercomputer to Support Naval Aircraft Research

January 14, 2021

One might not think “aircraft” when picturing the U.S. Navy, but the military branch actually has thousands of aircraft currently in service – and now, supercomputing will help future naval aircraft operate faster, Read more…

By Staff report

DOE and NOAA Extend Computing Partnership, Plan for New Supercomputer

January 14, 2021

The National Climate-Computing Research Center (NCRC), hosted by Oak Ridge National Laboratory (ORNL), has been supporting the climate research of the National Oceanic and Atmospheric Administration (NOAA) for the last 1 Read more…

By Oliver Peckham

Using Micro-Combs, Researchers Demonstrate World’s Fastest Optical Neuromorphic Processor for AI

January 13, 2021

Neuromorphic computing, which uses chips that mimic the behavior of the human brain using virtual “neurons,” is growing in popularity thanks to high-profile efforts from Intel and others. Now, a team of researchers l Read more…

By Oliver Peckham

AWS Solution Channel

Now Available – Amazon EC2 C6gn Instances with 100 Gbps Networking

Amazon EC2 C6gn instances powered by AWS Graviton2 processors are now available!

Compared to C6g instances, this new instance type provides 4x higher network bandwidth, 4x higher packet processing performance, and 2x higher EBS bandwidth. Read more…

Intel® HPC + AI Pavilion

Intel Keynote Address

Intel is the foundation of HPC – from the workstation to the cloud to the backbone of the Top500. At SC20, Intel’s Trish Damkroger, VP and GM of high performance computing, addresses the audience to show how Intel and its partners are building the future of HPC today, through hardware and software technologies that accelerate the broad deployment of advanced HPC systems. Read more…

Honing In on AI, US Launches National Artificial Intelligence Initiative Office

January 13, 2021

To drive American leadership in the field of AI into the future, the National Artificial Intelligence Initiative Office has been launched by the White House Office of Science and Technology Policy (OSTP). The new agen Read more…

By Todd R. Weiss

Pat Gelsinger Returns to Intel as CEO

January 14, 2021

The Intel board of directors has appointed a new CEO. Intel alum Pat Gelsinger is leaving his post as CEO of VMware to rejoin the company that he parted ways with 11 years ago. Gelsinger will succeed Bob Swan, who will remain CEO until Feb. 15. Gelsinger previously spent 30 years... Read more…

By Tiffany Trader

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

Intel ‘Ice Lake’ Server Chips in Production, Set for Volume Ramp This Quarter

January 12, 2021

Intel Corp. used this week’s virtual CES 2021 event to reassert its dominance of the datacenter with the formal roll out of its next-generation server chip, the 10nm Xeon Scalable processor that targets AI and HPC workloads. The third-generation “Ice Lake” family... Read more…

By George Leopold

Researchers Say It Won’t Be Possible to Control Superintelligent AI

January 11, 2021

Worries about out-of-control AI aren’t new. Many prominent figures have suggested caution when unleashing AI. One quote that keeps cropping up is (roughly) th Read more…

By John Russell

AMD Files Patent on New GPU Chiplet Approach

January 5, 2021

Advanced Micro Devices is accelerating the GPU chiplet race with the release of a U.S. patent application for a device that incorporates high-bandwidth intercon Read more…

By George Leopold

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Intel Touts Optane Performance, Teases Next-gen “Crow Pass”

January 5, 2021

Competition to leverage new memory and storage hardware with new or improved software to create better storage/memory schemes has steadily gathered steam during Read more…

By John Russell

Farewell 2020: Bleak, Yes. But a Lot of Good Happened Too

December 30, 2020

Here on the cusp of the new year, the catchphrase ‘2020 hindsight’ has a distinctly different feel. Good riddance, yes. But also proof of science’s power Read more…

By John Russell

Esperanto Unveils ML Chip with Nearly 1,100 RISC-V Cores

December 8, 2020

At the RISC-V Summit today, Art Swift, CEO of Esperanto Technologies, announced a new, RISC-V based chip aimed at machine learning and containing nearly 1,100 low-power cores based on the open-source RISC-V architecture. Esperanto Technologies, headquartered in... Read more…

By Oliver Peckham

Azure Scaled to Record 86,400 Cores for Molecular Dynamics

November 20, 2020

A new record for HPC scaling on the public cloud has been achieved on Microsoft Azure. Led by Dr. Jer-Ming Chia, the cloud provider partnered with the Beckman I Read more…

By Oliver Peckham

NICS Unleashes ‘Kraken’ Supercomputer

April 4, 2008

A Cray XT4 supercomputer, dubbed Kraken, is scheduled to come online in mid-summer at the National Institute for Computational Sciences (NICS). The soon-to-be petascale system, and the resulting NICS organization, are the result of an NSF Track II award of $65 million to the University of Tennessee and its partners to provide next-generation supercomputing for the nation's science community. Read more…

Is the Nvidia A100 GPU Performance Worth a Hardware Upgrade?

October 16, 2020

Over the last decade, accelerators have seen an increasing rate of adoption in high-performance computing (HPC) platforms, and in the June 2020 Top500 list, eig Read more…

By Hartwig Anzt, Ahmad Abdelfattah and Jack Dongarra

Aurora’s Troubles Move Frontier into Pole Exascale Position

October 1, 2020

Intel’s 7nm node delay has raised questions about the status of the Aurora supercomputer that was scheduled to be stood up at Argonne National Laboratory next year. Aurora was in the running to be the United States’ first exascale supercomputer although it was on a contemporaneous timeline with... Read more…

By Tiffany Trader

Google Hires Longtime Intel Exec Bill Magro to Lead HPC Strategy

September 18, 2020

In a sign of the times, another prominent HPCer has made a move to a hyperscaler. Longtime Intel executive Bill Magro joined Google as chief technologist for hi Read more…

By Tiffany Trader

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

By John Russell

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Leading Solution Providers

Contributors

Programming the Soon-to-Be World’s Fastest Supercomputer, Frontier

January 5, 2021

What’s it like designing an app for the world’s fastest supercomputer, set to come online in the United States in 2021? The University of Delaware’s Sunita Chandrasekaran is leading an elite international team in just that task. Chandrasekaran, assistant professor of computer and information sciences, recently was named... Read more…

By Tracey Bryant

Top500: Fugaku Keeps Crown, Nvidia’s Selene Climbs to #5

November 16, 2020

With the publication of the 56th Top500 list today from SC20's virtual proceedings, Japan's Fugaku supercomputer – now fully deployed – notches another win, Read more…

By Tiffany Trader

European Commission Declares €8 Billion Investment in Supercomputing

September 18, 2020

Just under two years ago, the European Commission formalized the EuroHPC Joint Undertaking (JU): a concerted HPC effort (comprising 32 participating states at c Read more…

By Oliver Peckham

Texas A&M Announces Flagship ‘Grace’ Supercomputer

November 9, 2020

Texas A&M University has announced its next flagship system: Grace. The new supercomputer, named for legendary programming pioneer Grace Hopper, is replacing the Ada system (itself named for mathematician Ada Lovelace) as the primary workhorse for Texas A&M’s High Performance Research Computing (HPRC). Read more…

By Oliver Peckham

At Oak Ridge, ‘End of Life’ Sometimes Isn’t

October 31, 2020

Sometimes, the old dog actually does go live on a farm. HPC systems are often cursed with short lifespans, as they are continually supplanted by the latest and Read more…

By Oliver Peckham

Nvidia and EuroHPC Team for Four Supercomputers, Including Massive ‘Leonardo’ System

October 15, 2020

The EuroHPC Joint Undertaking (JU) serves as Europe’s concerted supercomputing play, currently comprising 32 member states and billions of euros in funding. I Read more…

By Oliver Peckham

Gordon Bell Special Prize Goes to Massive SARS-CoV-2 Simulations

November 19, 2020

2020 has proven a harrowing year – but it has produced remarkable heroes. To that end, this year, the Association for Computing Machinery (ACM) introduced the Read more…

By Oliver Peckham

Nvidia-Arm Deal a Boon for RISC-V?

October 26, 2020

The $40 billion blockbuster acquisition deal that will bring chipmaker Arm into the Nvidia corporate family could provide a boost for the competing RISC-V architecture. As regulators in the U.S., China and the European Union begin scrutinizing the impact of the blockbuster deal on semiconductor industry competition and innovation, the deal has at the very least... Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This