AMD Blazes New Path with Bulldozer

By Michael Feldman

August 24, 2010

Now that AMD has jettisoned its chip production business with the Globalfoundries spinoff, it can concentrate on what it has always done best: microprocessor design. Much of its success early in the decade resulted from outmaneuvering Intel, its much larger rival, in the lucrative x86 server space. With the Opteron CPU, AMD paved the way for the next-generation x86 platform with 64-bit processing, integrated memory controllers, and a NUMA architecture. Now with Bulldozer, AMD’s upcoming x86 core, the chip vendor is once again looking to leapfrog the competition.

Bulldozer represents AMD’s first new x86 core redesign in seven years, according to Dina McKinney, vice president of design engineering at AMD. McKinney briefed reporters and analysts last week on the new architecture, in preparation for a more public unveiling at this week’s Hot Chips conference at Stanford University. The intention, says McKinney, is for this core to “live for a long time.”

AMD is actually talking up its two new core architectures this week, Bobcat and Bulldozer. Bobcat is AMD’s low-power core and is initially being targeted to notebooks and netbooks, where it will compete against Intel’s Atom processor. The Bulldozer architecture will be the basis for Opteron chips and high-end desktop CPUs, where performance and scalability are paramount.

The focus of the Bulldozer design is to optimize thread throughput against die real estate and power consumption. Intel has attacked the issue with HyperThreading, its version of Simultaneous MultiThreading (SMT), where each core can handle two threads with minimal hardware redundancy. Meanwhile, AMD has stuck with the one core per thread model, known as the Chip MultiProcessing (CMP).

In Bulldozer, the company has opted for a sort of hybrid approach where each module consists of two integer schedulers, which appear to the software as two separate cores. Because they appear as individual cores, AMD is counting them as such. For example, a 4-module Bulldozer CPU would be sold as an 8-core processor.

The dual integer schedulers shared a floating point unit, which consists of an FP scheduler that manages two 128-bit multiply and accumulate units. An integer unit can also use the two 128-bit FPU units to schedule 256-bit operations, when extra wide floating point computations are called for. Each Bulldozer integer unit has is own L1 data cache, but they, along with the floating point unit, share an L2 cache. To build a processor, multiple Bulldozer modules are laid out on the chip and they all share an L3 cache, along with an integrated memory controller and a Northbridge controller.

 

 

The whole idea is to strike a balance between dedicated and shared hardware such that those resources most in demand (the integer unit and L1 cache) are duplicated and those in lesser demand (FP unit and L2 cache) are not. (Note that even in technical HPC applications, the integer unit dominates execution cycles.) AMD’s claim is that the Bulldozer design delivers 33 percent more cores and an estimated 50 percent increase in throughput within the same power envelope as the current generation Magny-Cours Opteron.

The first Bulldozer-based CPU will be the Opteron 6000 series “Interlagos” CPU aimed at enterprise and HPC server platforms. Interlagos is a 16-core chip — thus it will be built from 8 Bulldozer modules — and will be the first AMD processor to use the 32nm SOI manufacturing technology.

Interlagos is scheduled to go into production sometime in 2011. It will use the same G34 socket as its Magny-Cours predecessor, so even though the underlying microarchitecture has changed, AMD is promising a plug-in upgrade for the first Bulldozer Opterons. The 4000 series Opterons could swallow Bulldozer technology as well, but there is no such product yet announced for this line.

Bulldozer will also end up in the 8-core Zambezi processor for high-end desktop systems, again in 2011, but following the Interlagos release. McKinney hinted that Bulldozer cores would eventually make their appearance in APU-type (CPU-GPU Fusion) processors and even mobile chips, but presumably such products won’t show up until 2012 and beyond.

Whether the Bulldozer technology ignites a comeback for AMD in the server and workstation arena remains to be seen. The company is not releasing performance or pricing data on future Bulldozer-based processors yet, so there’s no way to gauge their competitiveness against Intel’s Xeon chips.

AMD has been losing market share in this space for years. According to IDC, Intel supplied a whopping 93.5 percent of server processors in the second quarter of 2010, while AMD claims a measly 6.5 percent. Even in HPC, where AMD chips traditionally have had better traction, the numbers aren’t much better. On the latest TOP500 list (June 2010) of supercomputers, Opterons have only a 9.8 percent share, compared to Xeons at 80.2 percent. Certainly AMD has lots of lost ground to make up.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This