Intel Flexes Parallel Programming Muscles

By Michael Feldman

September 2, 2010

Intel Corp has released Parallel Studio 2011, a set of four tools designed to mainstream software development on multicore x86 architectures. This is the second version of the software development suite, building on top of the original Parallel Studio offering introduced in May 2009. The update folds in a number of parallel programming technologies that the company has acquired or developed independently over the past few years, including the Cilk Arts and RapidMind technologies, and Intel’s own Ct data parallel language framework.

Like its predecessor, Parallel Studio 2011 is available as a set of plug-ins to Microsoft’s Visual Studio. As such, it is aimed at the Windows C/ C++ crowd, but some of the technology will soon migrate into Intel’s purpose-built HPC offerings as well. More about that in a bit.

The new release is designed as a soup to nuts development suite that encompasses the entire programming workflow: design, build, debug, verify and tune. To support that range of capabilities, Intel has brought over the three original tools, Parallel Inspector, Parallel Amplifier, and Parallel Composer; thrown in an additional one, Parallel Advisor; and introduced an integrated multicore programming environment, known as Parallel Building Blocks (PBB).

Looking at the elements inherited from the original suite, Composer is still the central development tool, and includes the compilers and libraries needed for code production. It now also incorporates the aforementioned PBB, which is new for this release. The Amplifier tool is used to find hot spots and make sure application performance scales properly when parallelization is applied. Finally, the Inspector tool performs memory checking and uncovers thread error conditions, specifically, data races and deadlocks.

The most notable new capability of the 2011 offering is wrapped up in Parallel Building Blocks. Prior to this release, Parallel Studio apps could use Intel’s Threading Building Blocks (TBB), OpenMP, or the Windows threading API to parallelize software. In the new release, Intel has retained the TBB framework and added two other parallel frameworks: Cilk Plus and Array Building Blocks (ABB). All three are built on top of top of Microsoft’s Concurrency Runtime, which was introduced with Visual Studio 2010. The runtime acts as a resource manager that glues all these frameworks together so they can play nicely with one another within the same app.

Threading Building Blocks is Intel’s original high-level framework for task parallelism on multicore x86. It was introduced three years ago, and is now considered one of the leading parallel development environments for C/C++. It’s implemented as a C++ template library and is used across many computing segments, including technical computing. To complement TBB, Intel has added Array Building Blocks, another C++ template library, but in this case for data parallelism.

If this sounds a bit like Intel’s Ct (C/C++ for throughput computing), that’s because it essentially is. Intel has folded their Ct language technology, along with the RapidMind technology they acquired a year ago, into ABB. Currently in beta, Intel is planning the full ABB product release for next year.

Cilk Plus is the other programming framework that has been productized for Parallel Studio. It’s sort of the odd one out. The technology was acquired when Intel bought Cilk Arts at about the same time as the RapidMind buy. Cilk, the language, is an extension of C/C++ that includes extra keywords to specify parallelism. Cilk Plus adds C/C++ extensions for array notation and represents a solution that incorporates both task and data parallelism. In this framework, the source code is statically compiled (which differentiates it from the more dynamic runtime implementations of TBB and ABB), making it the first choice if lower runtime overhead and a less intrusive coding model is preferred.

Finally, the new Advisor tool helps programmers expedite the design phase of parallel programming. It has been available in beta (as Parallel Advisor Lite) since last May, but is now ready for prime time. Its central purpose is to guide developers through a process that helps them transition their sequential codes into parallel ones.

Each tool can be purchased separately for $399 or bought as a complete package for $799. At that price, the package deal obviously makes sense if you buy two or more tools. And since Composer, which contains the parallel compilers and libraries, is mandatory for code development, once you opt for an additional tool, you might as well take the whole package.

Although Parallel Studio is targeted to C/C++ developers on the Windows client, some of the technology will end up in Intel’s HPC cluster toolset as well. According to Bill Savage, Intel’s vice president and general manager of the General Products Division, Software and Services Group, the Parallel Building Blocks programming frameworks, in particular, will be integrated into Intel’s compilers and runtime libraries aimed at high performance computing applications . The idea is to be able to use the PBB technology for programming the multicore nodes within a distributed MPI-type application. That will entail making these frameworks Fortran- and Linux-friendly, and at some point, adding compiler support for Intel’s Many Integrated Core (MIC), aka Knights Ferry, architecture. Savage said some of this technology will show up in Intel’s HPC portfolio later this year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This