The Week in Review

By Tiffany Trader

September 2, 2010

Here is a collection of highlights from this week’s news stream as reported by HPCwire.

The ‘New’ SGI Releases First Year Financial Results

FieldView and CFD Support Red Bull Racing in Tight Race to Formula 1 Titles

C-to-FPGA Integration Accelerates Prototyping 10X

Universities Across the Country Deploy New Dell HPC Solutions

Supercomputing Brings the Climate Picture into Focus

IBM Adds 4-Socket Opteron 6000 Server

Swedish Research Institute to Upgrade Cray Supercomputer

Council on Competitiveness Promotes HPC to Energize Manufacturing

NSF Funds LONI Extension

Carnegie Mellon’s Wing to Address President’s Sci-Tech Panel

Rensselaer Taps James Myers to Head HPC Center for Nanotech Research

University of Minnesota Supercomputing Institute Selects SGI Altix UV 1000

TACC to Deploy New 300 Teraflop Supercomputer

AMAX Unleashes New ClusterMax HPC Series at VMworld 2010

Voltaire Offers Expertise on Improving Advanced Trading

NSF Awards NCSA $200,000 for Simulation-Based Engineering and Science

Future Internet Architecture Program Gets NSF Backing

Last Friday, the Directorate for Computer and Information Science and Engineering (CISE) at the National Science Foundation (NSF) granted awards to four new projects as part of the Future Internet Architecture (FIA) program. Each program is to receive funding worth up to $8 million over three years.

The current Internet is insufficient to sustain our increasingly data-driven culture. FIA seeks to build a more reliable and robust Internet that can meet the challenges and opportunities of the 21st century with all the social, economic and legal issues that encompasses.

Commenting on the announcement is Ty Znati, director of the Computer and Network Systems Division within CISE:

“As our reliance on a secure and highly dependable information technology infrastructure continues to increase, it is no longer clear that emerging and future needs of our society can be met by the current trajectory of incremental changes to the current Internet. Thus our call to the research community to propose new Internet architectures that hold promise for the future.”

The FIA program will include the design, prototyping and evaluation of different aspects of network architectures, drawing on the leadership of computer science and electrical engineering professionals as well as experts from the fields of law, economics, security, privacy, and public policy. The funding will support 60 researchers at more than 30 institutions.

There are four basic research and system design projects, each with a specific focus and vision, involved in the Future Internet Architecture program. Here is a quick rundown on each of them.

The Named Data Networking project seeks to enhance the trustworthiness of the next-generation Internet. According to a press release from partner institution the University of Illinois at Urbana-Champaign, “NDN capitalizes on strengths and addresses weaknesses of the Internet’s current host-based, point-to-point communication architecture in order to naturally accommodate emerging patterns of communication not well supported by today’s Internet.” Researchers from UCLA, University of Illinois and and other institutions received $7.9 million in funding. The Cooperative Association for Internet Data Analysis (CAIDA), based at the San Diego Supercomputer Center at UC San Diego, will also be collaborating on the project.

The MobilityFirst project proposes an architecture centered on mobility as the norm, rather than the exception. The Rutgers-led research team with members from nine universities received $7.5 million of FIA funding to develop a mobile Internet — one that connects billions of mobile communications and computing devices reliably and securely.

The NEBULA project is working to develop a network architecture, Nebula, in which cloud computing datacenters are the primary repositories of data and the primary location of the computation. The team of network researchers from the University of Pennsylvania working with other institutions has been awarded $7.5 million in FIA funding and will collaborate with industrial researchers from Cisco Systems Inc.

The eXpressive Internet Architecture (XIA) project is led by researchers from Carnegie Mellon University who have received $7.1 million to develop a next-generation network architecture that fixes security and reliability deficiencies now threatening the viability of the Internet.

It’s Official: HP to Acquire 3PAR

Phew…the bidding war is over. Dell backed down. And HP stepped up…to the tune of 2.4 billion dollars at $33 per share in cash. What more is there to say except TGIO (thank god it’s over).

For a good overview of 3PAR’s (coveted) technology and for some insight into what exactly has made the company such a hot commodity, check out Editor Nicole Hemsoth’s article at HPCwire’s sister pub, HPC in the Cloud.

Here’s what 3PAR’s vice president of marketing, Craig Nunes, had to say when Nicole broached the subject of competition:

The category of virtualized storage is smaller than the market has to offer today and the list gets rather short when you start thinking about virtualized storage arrays. Think about a lot of the arrays now like the Clarian, the NetApp array, the HP array — all of those traditional dual controller arrays, they’ve been around since the 90s and were built for that dedicated Unix or Windows Server world and now they’re trying to be repurposed in this virtualized datacenter but they really don’t bring the attributes that people are looking for in terms of virtualization and efficiency.

So the list is pretty short in terms of newer-generation virtualized array architectures and 3PAR is the only game in town in terms of a virtualized storage array that stretches from the mid-range to the high-end. The high-end of our product line runs stock exchanges and banks and there are really no alternatives for virtualized storage outside of 3PAR in that regard. The same software, the same UI from top to bottom — we’ve done a good job of scaling our product offering to Tier 1 to Tier 2 and so on.

Just a note for anyone who was trying to do the merger math, multiplying price per share times the number of shares, to come up with the total bid amount. I tried that (62.59 million shares at $33 per share) and kept getting an amount that was less than that listed as the enterprise value in the press releases (a little over $2 billion versus the listed $2.4 billion). Turns out, and perhaps I’m the only one who didn’t know this, that the enterprise value (EV) is a bit more involved than simply multiplying the share price times the number of shares. According to our friend Wikipedia, EV is the “sum of claims of all the security-holders: debtholders, preferred shareholders, minority shareholders, common equity holders, and others.” If you multiply the share price times the number of shares, what you get is a measure of Market capitalization (aka market cap), which only includes equity. Ah well, I never claimed to have an MBA.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This