Intel, AMD Gear Up for 2011 Server Chip Battle

By Michael Feldman

September 16, 2010

Although 2010 still has a few months left to go, the competition in the x86 server processor arena for 2011 is already setting up to be a knock-down, drag-out fight. Both AMD and Intel are introducing new high-end server chips with revamped microarchitectures next year, and, at the same time, upping the core counts over their previous generation products. At a time when AMD is looking to make up lost market share, Intel is hoping to expand its dominance in the x86 server market.

This week at the Intel Developer Forum (IDF) extravaganza in San Francisco, Intel had the opportunity to provide some more tidbits about its next generation “Sandy Bridge” server processors, but chose to concentrate mostly on the client-side products and applications. This was a practical choice, given that the chipmaker is planning to launch two of its most interesting products later this year: the new “Tunnel Creek,” Atom E600 SoC processors for embedded apps and the first “Sandy Bridge” processors with integrated graphics for PCs.

Sandy Bridge, which represents the 32nm-based microarchitecture upgrade from Nehalem, will end up in Xeon server parts as well, but these chips are not expected to ship until well into 2011. They’ll be meeting AMD’s 32nm “Interlagos” Opteron CPUs in roughly the same timeframe.

The first Sandy Bridge chips, which Intel talked up at IDF, are destined for desktop and laptop platforms and will sport two or four cores along with an integrated graphics engine. The new design will include a new high bandwidth, low latency “ring” interconnect that enables the integrated graphics unit to share cache with the CPU cores. In general, Intel’s CPU-GPU design mimics AMD’s Fusion processor architecture, also initially targeted to the PC market.

The idea is to bring at least low-end and mid-range graphics support on-chip, eliminating the need for an external GPU on the motherboard. The integrated graphics is being aimed at a rapidly growing set of applications for client platforms, including HD video, 3D visualization, mainstream gaming, multi-tasking and online socializing and multimedia.

However, despite the growing popularity of GPU computing for technical computing, the next generation of Xeons and Opterons for servers are not going to have integrated graphics. Instead, the extra silicon real estate will be used for CPU cores. In the case of Sandy Bridge Xeons, expect to see up to 8 cores per chip, at least for the dual-socket version. AMD’s Interlagos Opteron, meanwhile, will come in 12-core and 16-core flavors.

At IDF, Intel demonstrated a next-generation 8-core Xeon processor (presumably the Sandy Bridge EP, or equivalent) in a two-socket server, referring to it as the “Romley” platform. According to Intel, this was the first public showing for this platform since it booted up last month. Intel went on to say that those chips were on schedule for production in the second half of 2011.

The particular application being demonstrated on Romley was decrypting and encrypting three video conference streams simultaneously. Since they had HyperThreading enabled, the app had 32 threads to play with, which Intel chief Paul Otellini remarked was “pretty amazing” for a two-socket server.

Keep in mind that AMD’s upcoming Interlagos chip will also support 32 threads in a two-socket box, but won’t need anything like HyperThreading to pull it off. Interlagos is based on AMD’s new Bulldozer core architecture, which doubles up on integer units inside a module. Interlagos has 8 Bulldozer modules, thus 16 cores per chip and 32 per 2P server.

AMD’s John Fruehe noted that even though the company was moving up to Bulldozer, the Interlagos processors have the same thermal envelope and snap into the same socket (G34) as the previous generation Magny-Cours chip, providing an easy upgrade path for Opteron customers. (Sandy Bridge Xeons will almost certainly require a socket change.) AMD will be sampling Interlagos with their partners before the end of this year and launching it in 2011.

Not surprisingly, Fruehe believes his company has the edge in next year’s CPU server battle, mainly because the Opterons will out-core the Xeons in a head-to-head match-up. That’s true even today, where the 12-core Magny-Cours chip is dueling with the 6-core Westmere EP and 8-core Nehalem EX.

In AMD’s own testing for Linpack performance, a two-socket Magny-Cours server easily outruns a two-socket Nehalem box. And although that benchmark matches up a previous generation quad-core Nehalem with a current generation 12-core Opteron, Fruehe said Magny-Cours would outperform the newer 6-core Westmere processors as well.

In fact, for a company that seemed rather unenthusiastic about multiplying cores just a few years ago, AMD can’t seem to get enough of them now. And that seems to reflect customer demand too. According to Fruehe, customers, and especially HPC customers, are selecting systems with the 12-core version of Magny-Cours over the 8-core variant.

The company was anticipating more users would opt for higher clock speeds and a better ratio of cores to memory/cache bandwidth, so would naturally gravitate toward the 8-core version. As it turns, a fair number of mainstream business customer did just that. But in HPC and elsewhere, there is a heavy preference for additional cores over clock speed.

“That bodes well for us as we get into 2011 because core counts go up again, from the 8 and 12 we have today to 12 and 16,” said Fruehe. “It really feels like customers are dying for more cores, so that puts us in a real good position as we bring out the Bulldozer products.”

That said, the core advantage for AMD’s top-of-the-line server chips might not result in better floating point performance compared to their Intel counterparts. Both Sandy Bridge and Bulldozer are supporting expanded 256-bit floating point operations, accessible through new AVX (advanced vector extensions) instructions. The wider vector will allow for up to two times the peak FLOPS throughput. But since each two-core Bulldozer module shares a single 256-bit floating point unit (as an aggregation of two 128-bit units), the Opterons will need twice as many cores to keep up the Xeons when the application is using these extra-wide FP operations.

Since none of these processors, not even the client versions, have been released into the wild yet, no specific performance data is available. AMD is promising a 50 percent better performance on Interlagos compared to Magny-Cours. But that refers to absolute peak throughput; your application mileage will almost certainly vary. Intel has been mum on any performance numbers for Sandy Bridge, other than stating the obvious FP throughput boost for the 256-bit AVX instructions. In any case, 2011 will be here soon enough and we’ll let the benchmarkers have at it.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

What’s New in HPC Research: September (Part 1)

September 18, 2018

In this new bimonthly feature, HPCwire will highlight newly published research in the high-performance computing community and related domains. From exascale to quantum computing, the details are here. Check back every Read more…

By Oliver Peckham

House Passes $1.275B National Quantum Initiative

September 17, 2018

Last Thursday the U.S. House of Representatives passed the National Quantum Initiative Act (NQIA) intended to accelerate quantum computing research and development. Among other things it would establish a National Quantu Read more…

By John Russell

Nvidia Accelerates AI Inference in the Datacenter with T4 GPU

September 14, 2018

Nvidia is upping its game for AI inference in the datacenter with a new platform consisting of an inference accelerator chip--the new Turing-based Tesla T4 GPU--and a refresh of its inference server software packaged as Read more…

By George Leopold

HPE Extreme Performance Solutions

Introducing the First Integrated System Management Software for HPC Clusters from HPE

How do you manage your complex, growing cluster environments? Answer that big challenge with the new HPC cluster management solution: HPE Performance Cluster Manager. Read more…

IBM Accelerated Insights

A Crystal Ball for HPC

People are notoriously bad at predicting the future.  This very much includes experts. In the Forbes article “Why Most Predictions Are So Bad” Philip Tetlock discusses the largest and best-known test of the accuracy of expert predictions which show that any experts would do better if they make random guesses. Read more…

NSF Highlights Expanded Efforts for Broadening Participation in Computing

September 13, 2018

Today, the Directorate of Computer and Information Science and Engineering (CISE) of the NSF released a letter highlighting the expansion of its broadening participation in computing efforts. The letter was penned by Jam Read more…

By Staff

House Passes $1.275B National Quantum Initiative

September 17, 2018

Last Thursday the U.S. House of Representatives passed the National Quantum Initiative Act (NQIA) intended to accelerate quantum computing research and developm Read more…

By John Russell

Nvidia Accelerates AI Inference in the Datacenter with T4 GPU

September 14, 2018

Nvidia is upping its game for AI inference in the datacenter with a new platform consisting of an inference accelerator chip--the new Turing-based Tesla T4 GPU- Read more…

By George Leopold

DeepSense Combines HPC and AI to Bolster Canada’s Ocean Economy

September 13, 2018

We often hear scientists say that we know less than 10 percent of the life of the oceans. This week, IBM and a group of Canadian industry and government partner Read more…

By Tiffany Trader

Rigetti (and Others) Pursuit of Quantum Advantage

September 11, 2018

Remember ‘quantum supremacy’, the much-touted but little-loved idea that the age of quantum computing would be signaled when quantum computers could tackle Read more…

By John Russell

How FPGAs Accelerate Financial Services Workloads

September 11, 2018

While FSI companies are unlikely, for competitive reasons, to disclose their FPGA strategies, James Reinders offers insights into the case for FPGAs as accelerators for FSI by discussing performance, power, size, latency, jitter and inline processing. Read more…

By James Reinders

Update from Gregory Kurtzer on Singularity’s Push into FS and the Enterprise

September 11, 2018

Container technology is hardly new but it has undergone rapid evolution in the HPC space in recent years to accommodate traditional science workloads and HPC systems requirements. While Docker containers continue to dominate in the enterprise, other variants are becoming important and one alternative with distinctly HPC roots – Singularity – is making an enterprise push targeting advanced scale workload inclusive of HPC. Read more…

By John Russell

At HPC on Wall Street: AI-as-a-Service Accelerates AI Journeys

September 10, 2018

AIaaS – artificial intelligence-as-a-service – is the technology discipline that eases enterprise entry into the mysteries of the AI journey while lowering Read more…

By Doug Black

No Go for GloFo at 7nm; and the Fujitsu A64FX post-K CPU

September 5, 2018

It’s been a news worthy couple of weeks in the semiconductor and HPC industry. There were several HPC relevant disclosures at Hot Chips 2018 to whet appetites Read more…

By Dairsie Latimer

TACC Wins Next NSF-funded Major Supercomputer

July 30, 2018

The Texas Advanced Computing Center (TACC) has won the next NSF-funded big supercomputer beating out rivals including the National Center for Supercomputing Ap Read more…

By John Russell

IBM at Hot Chips: What’s Next for Power

August 23, 2018

With processor, memory and networking technologies all racing to fill in for an ailing Moore’s law, the era of the heterogeneous datacenter is well underway, Read more…

By Tiffany Trader

Requiem for a Phi: Knights Landing Discontinued

July 25, 2018

On Monday, Intel made public its end of life strategy for the Knights Landing "KNL" Phi product set. The announcement makes official what has already been wide Read more…

By Tiffany Trader

CERN Project Sees Orders-of-Magnitude Speedup with AI Approach

August 14, 2018

An award-winning effort at CERN has demonstrated potential to significantly change how the physics based modeling and simulation communities view machine learni Read more…

By Rob Farber

ORNL Summit Supercomputer Is Officially Here

June 8, 2018

Oak Ridge National Laboratory (ORNL) together with IBM and Nvidia celebrated the official unveiling of the Department of Energy (DOE) Summit supercomputer toda Read more…

By Tiffany Trader

New Deep Learning Algorithm Solves Rubik’s Cube

July 25, 2018

Solving (and attempting to solve) Rubik’s Cube has delighted millions of puzzle lovers since 1974 when the cube was invented by Hungarian sculptor and archite Read more…

By John Russell

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours Playlist

Altair @ SC17

Altair

AMD @ SC17

AMD

ASRock Rack @ SC17

ASRock Rack

CEJN @ SC17

CEJN

DDN Storage @ SC17

DDN Storage

Huawei @ SC17

Huawei

IBM @ SC17

IBM

IBM Power Systems @ SC17

IBM Power Systems

Intel @ SC17

Intel

Lenovo @ SC17

Lenovo

Mellanox Technologies @ SC17

Mellanox Technologies

Microsoft @ SC17

Microsoft

Penguin Computing @ SC17

Penguin Computing

Pure Storage @ SC17

Pure Storage

Supericro @ SC17

Supericro

Tyan @ SC17

Tyan

Univa @ SC17

Univa

Pattern Computer – Startup Claims Breakthrough in ‘Pattern Discovery’ Technology

May 23, 2018

If it weren’t for the heavy-hitter technology team behind start-up Pattern Computer, which emerged from stealth today in a live-streamed event from San Franci Read more…

By John Russell

Sandia to Take Delivery of World’s Largest Arm System

June 18, 2018

While the enterprise remains circumspect on prospects for Arm servers in the datacenter, the leadership HPC community is taking a bolder, brighter view of the x86 server CPU alternative. Amongst current and planned Arm HPC installations – i.e., the innovative Mont-Blanc project, led by Bull/Atos, the 'Isambard’ Cray XC50 going into the University of Bristol, and commitments from both Japan and France among others -- HPE is announcing that it will be supply the United States National Nuclear Security Administration (NNSA) with a 2.3 petaflops peak Arm-based system, named Astra. Read more…

By Tiffany Trader

D-Wave Breaks New Ground in Quantum Simulation

July 16, 2018

Last Friday D-Wave scientists and colleagues published work in Science which they say represents the first fulfillment of Richard Feynman’s 1982 notion that Read more…

By John Russell

Intel Pledges First Commercial Nervana Product ‘Spring Crest’ in 2019

May 24, 2018

At its AI developer conference in San Francisco yesterday, Intel embraced a holistic approach to AI and showed off a broad AI portfolio that includes Xeon processors, Movidius technologies, FPGAs and Intel’s Nervana Neural Network Processors (NNPs), based on the technology it acquired in 2016. Read more…

By Tiffany Trader

Intel Announces Cooper Lake, Advances AI Strategy

August 9, 2018

Intel's chief datacenter exec Navin Shenoy kicked off the company's Data-Centric Innovation Summit Wednesday, the day-long program devoted to Intel's datacenter Read more…

By Tiffany Trader

TACC’s ‘Frontera’ Supercomputer Expands Horizon for Extreme-Scale Science

August 29, 2018

The National Science Foundation and the Texas Advanced Computing Center announced today that a new system, called Frontera, will overtake Stampede 2 as the fast Read more…

By Tiffany Trader

GPUs Power Five of World’s Top Seven Supercomputers

June 25, 2018

The top 10 echelon of the newly minted Top500 list boasts three powerful new systems with one common engine: the Nvidia Volta V100 general-purpose graphics proc Read more…

By Tiffany Trader

The Machine Learning Hype Cycle and HPC

June 14, 2018

Like many other HPC professionals I’m following the hype cycle around machine learning/deep learning with interest. I subscribe to the view that we’re probably approaching the ‘peak of inflated expectation’ but not quite yet starting the descent into the ‘trough of disillusionment. This still raises the probability that... Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This