Intel, AMD Gear Up for 2011 Server Chip Battle

By Michael Feldman

September 16, 2010

Although 2010 still has a few months left to go, the competition in the x86 server processor arena for 2011 is already setting up to be a knock-down, drag-out fight. Both AMD and Intel are introducing new high-end server chips with revamped microarchitectures next year, and, at the same time, upping the core counts over their previous generation products. At a time when AMD is looking to make up lost market share, Intel is hoping to expand its dominance in the x86 server market.

This week at the Intel Developer Forum (IDF) extravaganza in San Francisco, Intel had the opportunity to provide some more tidbits about its next generation “Sandy Bridge” server processors, but chose to concentrate mostly on the client-side products and applications. This was a practical choice, given that the chipmaker is planning to launch two of its most interesting products later this year: the new “Tunnel Creek,” Atom E600 SoC processors for embedded apps and the first “Sandy Bridge” processors with integrated graphics for PCs.

Sandy Bridge, which represents the 32nm-based microarchitecture upgrade from Nehalem, will end up in Xeon server parts as well, but these chips are not expected to ship until well into 2011. They’ll be meeting AMD’s 32nm “Interlagos” Opteron CPUs in roughly the same timeframe.

The first Sandy Bridge chips, which Intel talked up at IDF, are destined for desktop and laptop platforms and will sport two or four cores along with an integrated graphics engine. The new design will include a new high bandwidth, low latency “ring” interconnect that enables the integrated graphics unit to share cache with the CPU cores. In general, Intel’s CPU-GPU design mimics AMD’s Fusion processor architecture, also initially targeted to the PC market.

The idea is to bring at least low-end and mid-range graphics support on-chip, eliminating the need for an external GPU on the motherboard. The integrated graphics is being aimed at a rapidly growing set of applications for client platforms, including HD video, 3D visualization, mainstream gaming, multi-tasking and online socializing and multimedia.

However, despite the growing popularity of GPU computing for technical computing, the next generation of Xeons and Opterons for servers are not going to have integrated graphics. Instead, the extra silicon real estate will be used for CPU cores. In the case of Sandy Bridge Xeons, expect to see up to 8 cores per chip, at least for the dual-socket version. AMD’s Interlagos Opteron, meanwhile, will come in 12-core and 16-core flavors.

At IDF, Intel demonstrated a next-generation 8-core Xeon processor (presumably the Sandy Bridge EP, or equivalent) in a two-socket server, referring to it as the “Romley” platform. According to Intel, this was the first public showing for this platform since it booted up last month. Intel went on to say that those chips were on schedule for production in the second half of 2011.

The particular application being demonstrated on Romley was decrypting and encrypting three video conference streams simultaneously. Since they had HyperThreading enabled, the app had 32 threads to play with, which Intel chief Paul Otellini remarked was “pretty amazing” for a two-socket server.

Keep in mind that AMD’s upcoming Interlagos chip will also support 32 threads in a two-socket box, but won’t need anything like HyperThreading to pull it off. Interlagos is based on AMD’s new Bulldozer core architecture, which doubles up on integer units inside a module. Interlagos has 8 Bulldozer modules, thus 16 cores per chip and 32 per 2P server.

AMD’s John Fruehe noted that even though the company was moving up to Bulldozer, the Interlagos processors have the same thermal envelope and snap into the same socket (G34) as the previous generation Magny-Cours chip, providing an easy upgrade path for Opteron customers. (Sandy Bridge Xeons will almost certainly require a socket change.) AMD will be sampling Interlagos with their partners before the end of this year and launching it in 2011.

Not surprisingly, Fruehe believes his company has the edge in next year’s CPU server battle, mainly because the Opterons will out-core the Xeons in a head-to-head match-up. That’s true even today, where the 12-core Magny-Cours chip is dueling with the 6-core Westmere EP and 8-core Nehalem EX.

In AMD’s own testing for Linpack performance, a two-socket Magny-Cours server easily outruns a two-socket Nehalem box. And although that benchmark matches up a previous generation quad-core Nehalem with a current generation 12-core Opteron, Fruehe said Magny-Cours would outperform the newer 6-core Westmere processors as well.

In fact, for a company that seemed rather unenthusiastic about multiplying cores just a few years ago, AMD can’t seem to get enough of them now. And that seems to reflect customer demand too. According to Fruehe, customers, and especially HPC customers, are selecting systems with the 12-core version of Magny-Cours over the 8-core variant.

The company was anticipating more users would opt for higher clock speeds and a better ratio of cores to memory/cache bandwidth, so would naturally gravitate toward the 8-core version. As it turns, a fair number of mainstream business customer did just that. But in HPC and elsewhere, there is a heavy preference for additional cores over clock speed.

“That bodes well for us as we get into 2011 because core counts go up again, from the 8 and 12 we have today to 12 and 16,” said Fruehe. “It really feels like customers are dying for more cores, so that puts us in a real good position as we bring out the Bulldozer products.”

That said, the core advantage for AMD’s top-of-the-line server chips might not result in better floating point performance compared to their Intel counterparts. Both Sandy Bridge and Bulldozer are supporting expanded 256-bit floating point operations, accessible through new AVX (advanced vector extensions) instructions. The wider vector will allow for up to two times the peak FLOPS throughput. But since each two-core Bulldozer module shares a single 256-bit floating point unit (as an aggregation of two 128-bit units), the Opterons will need twice as many cores to keep up the Xeons when the application is using these extra-wide FP operations.

Since none of these processors, not even the client versions, have been released into the wild yet, no specific performance data is available. AMD is promising a 50 percent better performance on Interlagos compared to Magny-Cours. But that refers to absolute peak throughput; your application mileage will almost certainly vary. Intel has been mum on any performance numbers for Sandy Bridge, other than stating the obvious FP throughput boost for the 256-bit AVX instructions. In any case, 2011 will be here soon enough and we’ll let the benchmarkers have at it.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “global” launch event in Austin TX. In many ways it was a fu Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it, analysts and journalists want to report on it. Deep learni Read more…

By Doug Black

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Knights Landing Processor with Omni-Path Makes Cloud Debut

April 18, 2017

HPC cloud specialist Rescale is partnering with Intel and HPC resource provider R Systems to offer first-ever cloud access to Xeon Phi "Knights Landing" processors. The infrastructure is based on the 68-core Intel Knights Landing processor with integrated Omni-Path fabric (the 7250F Xeon Phi). Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This