GPGPU Finds Its Groove in HPC

By Michael Feldman

September 21, 2010

The NVIDIA GPU Technology Conference (GTC) kicked off on Tuesday amid a flurry of news that suggests the GPGPU HPC business is quickly moving into the mainstream. After just four years since the introduction of commercial-grade GPU computing, the technology has become firmly established and is poised to spill out across every application domain that has a need for data-parallel computing.

At this stage, GPU computing technology is especially apparent in the high performance computing arena. As of today, nearly all the major and minor OEMs that serve this market have announced NVIDIA GPU-equipped systems, including IBM, Cray, HP, SGI, Dell, Appro, T-Platforms, Bull, Supermicro and Tyan, among others. NVIDIA, which used to offer its own standalone Tesla GPU 1U box (the S-series products), has exited the server business, apparently passing that task off to server maker NextIO. As of today, NVIDIA is only providing Tesla cards (C-series) and modules (M-series) to the market.

Actually, that’s not quite accurate. One new Tesla product that was indirectly announced this week is the X2070, an M-series variant specifically designed for  challengingly-dense blade form factors. The new module takes up less than half the real estate of the M2070 board and, like it’s predecessor, has PCIe connectivity and uses a passive heat sink for cooling. The X2070 graphics chip is the same one used by the M2070, so has the same performance characteristics (515 DP gigaflops) and memory capacity (6 GB GDDR5).  NVIDIA has made no formal announcement of the X2070. The only reason we know about it at all is because Cray and T-Platforms this week announced future blades based on the new Tesla.

Cray will add the X2070 as an option on its XE6 (“Baker”) supercomputer line. “This is something we feel is mature enough to be in a scalable production supercomputer system,” said Barry Bolding, vice president of Cray’s products division. At this point, the company is not releasing any information about the new blade design or even the availability date for the new offering, although Bolding did say that they’re aligning their shipping dates very closely with the release of the X2070. In other words, they’ll be ready when NVIDIA comes through with the hardware.

Russian HPC cluster vendor T-Platforms had a lot more to say about its upcoming Tesla X2070-based blade, which they’re calling the TB2-TL. Known for designing extra-dense blades, T-Platforms has managed to stuff 16 blades, consisting of 32 X2070 GPUs and 32 Intel Xeon CPUs (low voltage L5600 “Westmere” processors) into a 7U chassis. To maximize bandwidth, each X2070 is routed through an Intel 5520 North Bridge chip and has a dedicated single port QDR InfiniBand chip. A single enclosure delivers 17.5 peak teraflops. Like the Cray XE6, the TB2-TL is aimed at large clusters and petascale supercomputers.

According to Alexey Nechuyatov, director of product marketing for T-Platforms, they’re looking into the possibility of offering the TB2-TL in the US, most likely through a system integrator. Despite the presence of established US-based vendors with GPU-equipped blades, like Cray, IBM, and Dell, Nechuyatov believes the unique design of its new GPU offering (not to mention aggressive price point of around $300K per enclosure) could find an audience in the states. “We might be outnumbered,” he said, “but never outgunned.” T-Platforms is planning to make the TB2-TL available for the Russian market in Q4 2010, and for Europe in Q1 2011.

Adding to the GPU blade rush is IBM, who will be adding Tesla M2070 GPUs to its popular BladeCenter offering. NVIDIA is especially happy to have IBM sign on for another Tesla-based product, having added the iDataPlex dx360 M3 back in May. That product paired two Intel CPUs with two Tesla M2050 GPUs in a rackmount server. The new BladeCenter variant uses the HS22 as the base blade, to which up to four M2070 expansion blades can be added. At its maximum configuration, up to 7 GPUs can be placed in a 7U enclosure. It is expected to be available in Q4 2010.

On the software side, the developer community seems to be as enamored with GPU acceleration as the OEMs. NVIDIA estimates there are currently about 100 thousand active NVIDIA GPU developers today, from a standing start in 2007. Much of this activity is directed at HPC codes. Whether it’s in astrophysics, molecular dynamics, bioinformatics, or climate modeling, the level of impact in those communities is continuing to increase. Developers in these areas, and others, are porting their existing CPU-based codes or doing ground-up application development specifically targeting GPU platforms.

In climate and weather modeling, in particular, there are a range of models that are being targeted or retargeted to GPU platforms via CUDA. They include such codes as the Weather Research and Forecasting (WRF) model being developed at NCAR and elsewhere; the ASUCA Weather Model developed by Tokyo Tech and the Japan Meteorological Agency; and the Non-hydrostatic Icosahedral Model (NIM) at the NOAA. There are also major efforts for tsunami simulations, CO2 modeling, and ocean circulation codes being conducted on GPU platforms.

The CUDA development tools have been the key enabler for the whole ecosystem. Thanks to NVIDIA’s early dominance in GPGPU, CUDA C/C++ has emerged as the most widely used GPU programming environment for developers. There’s even talk now of targeting CUDA to CPUs, given that the language is inherently suited to multicore and manycore architectures. “To some extent, CUDA is becoming the most widely used parallel programming model,” said Sumit Gupta, senior product manager with the NVIDIA’s Tesla GPU Computing Group. “So if a university wants to teach parallel programming, they often end up doing GPU programming.”

Today, there are a number of attempts to create CPU ports of CUDA. There are two academic projects: one out of the University of Illinois, Urbana-Champaign called MCUDA, and another out of Georgia Tech called Ocelot. Now The Portland Group (aka PGI), has stepped up with a commercial CUDA CPU compiler. At GTC this week, PGI announced its intentions to offer a CUDA C for x86 development platform, which it hopes to demonstrate at SC10 in November.

If successful, developers will be able to write CUDA applications that can be run on either GPUs or CPUs. This, of course, was the whole idea behind OpenCL, the open standard language for multicore/manycore architectures. But since NVIDIA publishes the CUDA APIs, for all practical purposes it too is an open standard. Anyone — including AMD, by the way — could create a CUDA port for any processor with parallel hardware features. NVIDIA officially maintains it is agnostic regarding what people use to program their hardware, but the company’s enthusiasm for its home-grown CUDA software is abundantly clear.

CPU support aside, the GPGPU ISV community continues to gain momentum, as is evident if you peruse the exhibit hall and session list at GTC. Besides scientific computing, the technology has also expanded into business intelligence (Jedox Palo, Empulse Parstream and Milabra Display Ads), factory automation (Dalsa and MvTech), electronic design automation (Rocketick and Agilent), and ray tracing/rendering (Autodesk 3ds Max, Bunkspeed and Lightworks).

On Tuesday, ANSYS announced it had implemented GPU acceleration for its ANSYS Mechanical product, a widely used software package used for industrial designs. Using the GPU, they have realized a 2X speedup compared to its CPU-only implementation. That’s a fairly modest gain compared to 10x to 500X speedups some people claim for more science-heavy codes. But for industrial design, cutting simulation times in half is a big deal.

NVIDIA, itself, is using Agilent software for chip design, running the app on a small in-house GPU cluster. The company is also evaluating the GPU-accelerated Rocketick chip verification tool. Early results look promising according to NVIDIA’s Gupta. “We also use ANSYS Mechanical for our designs, and we’ll definitely use the GPU version of that,” he said, “So we’re eating our own dog food.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

“Lunch & Learn” to Explore the Growing Applications of Genomic Analytics

In the digital age of medicine, healthcare providers are rapidly transforming their approach to patient care. Traditional technologies are no longer sufficient to process vast quantities of medical data (including patient histories, treatment plans, diagnostic reports, and more), challenging organizations to invest in a new style of IT to enable faster and higher-quality care. Read more…

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan and will begin operation in fiscal 2018 (starts in April). A Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This