The Week in Review

By Tiffany Trader

September 30, 2010

Here is a collection of highlights from this week’s news stream as reported by HPCwire.

NIST Awards $50M in Grants for the Construction of Five Science Facilities

National Center Presents Strategy to Revitalize US Manufacturing

NSF Funds Computer Systems Research Center at New Mexico Consortium

Pervasive Software Announces Multicore-Ready Pervasive PSQL v11 MC

Mellanox Adapters Support Dell Blade Servers

Three Tiny Qubits, Another Big Step Toward Quantum Computing

Louisiana Optical Network Used to Study Hurricane Effects on Spilled Oil

Study Shows Financial Firms Short On Resources for Analytics Needs

Computer Simulation Aimed at Green Building Design

HP Completes Tender Offer for and Merger of 3PAR

Massively Parallel Technologies Unveils “Blue Cheetah” Software Model

LANL Buys Two SGI Altix XE Clusters

IBM to Acquire BLADE Network Technologies

Pervasive DataRush on SGI Altix Shatters Smith-Waterman Throughput Record by 43 Percent

Sophis Announces Partnership with Platform Computing

Intilop Announces Record Breaking Latency for 10Gb TCP Offload Engine

Fujitsu Starts Building 10 Petaflop Japanese Super

In the Japan/US race for supercomputing prowess, Japan just pulled ahead when Fujitsu announced it had started shipping parts for the next-generation, 10-petaflop “K” supercomputer, to be housed at the RIKEN lab in Kobe, Japan.

The name for the system — “K” — comes from the Japanese word “Kei” for 10^16, the numerical representation for 10 petaflops. The character for “Kei” also connotes a large gateway, symbolizing the system’s potential to be a gateway for scientific process and the benefits it bestows on Japanese society.

The Next Generation Supercomputer project is being jointly developed by the RIKEN research institute and Japan’s Ministry of Education, Culture, Sports, Science and Technology (MEXT). MEXT’s stated goal for the project? To develop and build the world’s most advanced and powerful next-generation supercomputer. But said supercomputer is not expected to be fully operational until autumn 2012.

If “K” achieves its 10 petaflop goal by 2012, it could take the coveted top position on the TOP500 list, but two years is a long time in the multi-petaflop race, enough time perhaps for one of the current top spot holders (or a new contender) to lay claim to the “world’s best” designation.

When the supercomputer reaches completion, its advanced architecture will consist of more than 800 computer racks containing 80,000 SPARC 64 VIIIfx processors connected by an innovative six-dimensional mesh-torus topology — both the chips and the interconnect were developed by Fujitsu. Each processor sports 128 gigaflops, running at just 2.2 gigaflops per watt — power consumption levels that are two-thirds less than the chips’ predecessors. The system will use water-cooling to enable high-mount densities, extend component life and and reduce failure rates.

It’s interesting to note that “K” may be one of the last big homogeneous (CPU-only) big machines we will see, given the current trend toward heterogeneous computing, using specialized processors, such as GPUs, to achieve speedups beyond the capability of single architecture systems. Prior to the Great Recession, Japan’s Next-Generation Supercomputer was going to employ vector units in addition to the standard scalar CPUs, but those plans were crushed under the wheels of a tanking economy. Final analysis: 10 petaflops is a pretty serious goal for a single-architecture scalar system, hence the need for so many processors (80,000) — a requirement that brings up a host of other challenges, for example, paying for all of them. A Register article does the math:

At a $4,000 a-piece volume street price (what a high-end Itanium or Xeon processor sells for), that would be $320m just for the processors. It is likely that the chips, even at these volumes, cost more than this.

The Reg piece also does a good job reminding us how economic forces almost put the kibosh on the project.

And the awards go to…

It’s that time of year again when a trifecta of big-time awards are announced. The Ken Kennedy Award, the Sidney Fernbach Award, and the Seymour Cray Award recipients have been selected. The awards will be formally presented at SC10 in New Orleans on November 17.

The second annual ACM-IEEE Computer Society Ken Kennedy Award honors Intel Fellow David Kuck for his contributions to compiler technology and parallel computing that have improved the cost-effectiveness of multiprocessor computing. Established in 2009 in honor of the late Ken Kennedy, the award recognizes substantial contributions to programmability and productivity in computing as well as significant community service or mentoring contributions, and carries a $5,000 honorarium. Kuck was also the recipient of the IEEE Piore Award and the 1993 ACM-IEEE Computer Society Eckert-Mauchly Award.

From the announcement:

Kuck’s pioneering techniques are incorporated in every optimizing compiler in use today. His impact spans four decades and embraces a broad range of areas, including architecture design and evaluation, compiler technology, programming languages, and algorithms. During his career, he influenced the design of the Illiac IV, Burroughs BSP, Alliant FX, and Cedar parallel computers. The Kennedy Award also cited him for the widespread inspiration of his teaching and mentoring.

UC Berkeley Professor James Demmel receives the 2010 IEEE Computer Society Sidney Fernbach Award for advances made to high-performance linear algebra software. In memory of high-performance computing pioneer Sidney Fernbach, the award was established in 1992 to recognize outstanding contributions in the application of high-performance computers using innovative approaches. The award consists of a certificate and a $2,000 honorarium.

From the release:

The software and standards Demmel developed enable users to transition their computer programs to new high-performance computers without having to re-implement the basic building blocks. The software is used by hundreds of sites worldwide, including all U.S. Department of Energy national laboratories, NASA research laboratories, many universities, and companies in the aerospace, automotive, chemical, computer, environmental, medical, oil, and pharmaceutical industries.

Last up, the IEEE Computer Society’s prestigious 2010 Seymour Cray Computer Engineering Award goes to IBM’s Dr. Alan Gara for innovations in low power, densely-packaged supercomputing systems. There is no official announcement out yet for the Cray Award, but the winner is listed on the award website. The Seymour Cray Award was established in late 1997 to recognize innovative contributions to high performance computing systems that best exemplify the creative spirit demonstrated by the late Seymour Cray. Honorees are presented with a crystal memento, illuminated certificate, and $10,000 honorarium.

This is not the first time Dr. Gara, chief architect of the BlueGene supercomputer, has been honored for his influential achievements. Gara received the Gordon Bell Prize in 1998 for the QCDOC machine, a custom supercomputer optimized for Quantum Chromodynamics, and he was part of the team that won a 2006 Gordon Bell Prize for Special Achievement for work on The BlueGene/L Supercomputer and Quantum Chromodynamics.

Congratulations to all the recipients!

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This