The Week in Review

By Tiffany Trader

September 30, 2010

Here is a collection of highlights from this week’s news stream as reported by HPCwire.

NIST Awards $50M in Grants for the Construction of Five Science Facilities

National Center Presents Strategy to Revitalize US Manufacturing

NSF Funds Computer Systems Research Center at New Mexico Consortium

Pervasive Software Announces Multicore-Ready Pervasive PSQL v11 MC

Mellanox Adapters Support Dell Blade Servers

Three Tiny Qubits, Another Big Step Toward Quantum Computing

Louisiana Optical Network Used to Study Hurricane Effects on Spilled Oil

Study Shows Financial Firms Short On Resources for Analytics Needs

Computer Simulation Aimed at Green Building Design

HP Completes Tender Offer for and Merger of 3PAR

Massively Parallel Technologies Unveils “Blue Cheetah” Software Model

LANL Buys Two SGI Altix XE Clusters

IBM to Acquire BLADE Network Technologies

Pervasive DataRush on SGI Altix Shatters Smith-Waterman Throughput Record by 43 Percent

Sophis Announces Partnership with Platform Computing

Intilop Announces Record Breaking Latency for 10Gb TCP Offload Engine

Fujitsu Starts Building 10 Petaflop Japanese Super

In the Japan/US race for supercomputing prowess, Japan just pulled ahead when Fujitsu announced it had started shipping parts for the next-generation, 10-petaflop “K” supercomputer, to be housed at the RIKEN lab in Kobe, Japan.

The name for the system — “K” — comes from the Japanese word “Kei” for 10^16, the numerical representation for 10 petaflops. The character for “Kei” also connotes a large gateway, symbolizing the system’s potential to be a gateway for scientific process and the benefits it bestows on Japanese society.

The Next Generation Supercomputer project is being jointly developed by the RIKEN research institute and Japan’s Ministry of Education, Culture, Sports, Science and Technology (MEXT). MEXT’s stated goal for the project? To develop and build the world’s most advanced and powerful next-generation supercomputer. But said supercomputer is not expected to be fully operational until autumn 2012.

If “K” achieves its 10 petaflop goal by 2012, it could take the coveted top position on the TOP500 list, but two years is a long time in the multi-petaflop race, enough time perhaps for one of the current top spot holders (or a new contender) to lay claim to the “world’s best” designation.

When the supercomputer reaches completion, its advanced architecture will consist of more than 800 computer racks containing 80,000 SPARC 64 VIIIfx processors connected by an innovative six-dimensional mesh-torus topology — both the chips and the interconnect were developed by Fujitsu. Each processor sports 128 gigaflops, running at just 2.2 gigaflops per watt — power consumption levels that are two-thirds less than the chips’ predecessors. The system will use water-cooling to enable high-mount densities, extend component life and and reduce failure rates.

It’s interesting to note that “K” may be one of the last big homogeneous (CPU-only) big machines we will see, given the current trend toward heterogeneous computing, using specialized processors, such as GPUs, to achieve speedups beyond the capability of single architecture systems. Prior to the Great Recession, Japan’s Next-Generation Supercomputer was going to employ vector units in addition to the standard scalar CPUs, but those plans were crushed under the wheels of a tanking economy. Final analysis: 10 petaflops is a pretty serious goal for a single-architecture scalar system, hence the need for so many processors (80,000) — a requirement that brings up a host of other challenges, for example, paying for all of them. A Register article does the math:

At a $4,000 a-piece volume street price (what a high-end Itanium or Xeon processor sells for), that would be $320m just for the processors. It is likely that the chips, even at these volumes, cost more than this.

The Reg piece also does a good job reminding us how economic forces almost put the kibosh on the project.

And the awards go to…

It’s that time of year again when a trifecta of big-time awards are announced. The Ken Kennedy Award, the Sidney Fernbach Award, and the Seymour Cray Award recipients have been selected. The awards will be formally presented at SC10 in New Orleans on November 17.

The second annual ACM-IEEE Computer Society Ken Kennedy Award honors Intel Fellow David Kuck for his contributions to compiler technology and parallel computing that have improved the cost-effectiveness of multiprocessor computing. Established in 2009 in honor of the late Ken Kennedy, the award recognizes substantial contributions to programmability and productivity in computing as well as significant community service or mentoring contributions, and carries a $5,000 honorarium. Kuck was also the recipient of the IEEE Piore Award and the 1993 ACM-IEEE Computer Society Eckert-Mauchly Award.

From the announcement:

Kuck’s pioneering techniques are incorporated in every optimizing compiler in use today. His impact spans four decades and embraces a broad range of areas, including architecture design and evaluation, compiler technology, programming languages, and algorithms. During his career, he influenced the design of the Illiac IV, Burroughs BSP, Alliant FX, and Cedar parallel computers. The Kennedy Award also cited him for the widespread inspiration of his teaching and mentoring.

UC Berkeley Professor James Demmel receives the 2010 IEEE Computer Society Sidney Fernbach Award for advances made to high-performance linear algebra software. In memory of high-performance computing pioneer Sidney Fernbach, the award was established in 1992 to recognize outstanding contributions in the application of high-performance computers using innovative approaches. The award consists of a certificate and a $2,000 honorarium.

From the release:

The software and standards Demmel developed enable users to transition their computer programs to new high-performance computers without having to re-implement the basic building blocks. The software is used by hundreds of sites worldwide, including all U.S. Department of Energy national laboratories, NASA research laboratories, many universities, and companies in the aerospace, automotive, chemical, computer, environmental, medical, oil, and pharmaceutical industries.

Last up, the IEEE Computer Society’s prestigious 2010 Seymour Cray Computer Engineering Award goes to IBM’s Dr. Alan Gara for innovations in low power, densely-packaged supercomputing systems. There is no official announcement out yet for the Cray Award, but the winner is listed on the award website. The Seymour Cray Award was established in late 1997 to recognize innovative contributions to high performance computing systems that best exemplify the creative spirit demonstrated by the late Seymour Cray. Honorees are presented with a crystal memento, illuminated certificate, and $10,000 honorarium.

This is not the first time Dr. Gara, chief architect of the BlueGene supercomputer, has been honored for his influential achievements. Gara received the Gordon Bell Prize in 1998 for the QCDOC machine, a custom supercomputer optimized for Quantum Chromodynamics, and he was part of the team that won a 2006 Gordon Bell Prize for Special Achievement for work on The BlueGene/L Supercomputer and Quantum Chromodynamics.

Congratulations to all the recipients!

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SRC Spends $200M on University Research Centers

January 16, 2018

The Semiconductor Research Corporation, as part of its JUMP initiative, has awarded $200 million to fund six research centers whose areas of focus span cognitive computing, memory-centric computing, high-speed communicat Read more…

By John Russell

US Seeks to Automate Video Analysis

January 16, 2018

U.S. military and intelligence agencies continue to look for new ways to use artificial intelligence to sift through huge amounts of video imagery in hopes of freeing analysts to identify threats and otherwise put their Read more…

By George Leopold

URISC@SC17 and the #LongestLastMile

January 11, 2018

A multinational delegation recently attended the Understanding Risk in Shared CyberEcosystems workshop, or URISC@SC17, in Denver, Colorado. URISC participants and presenters from 11 countries, including eight African nations, 12 U.S. states, Canada, India and Nepal, also attended SC17, the annual international conference for high performance computing, networking, storage and analysis that drew nearly 13,000 attendees. Read more…

By Elizabeth Leake, STEM-Trek Nonprofit

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

The @hpcnotes Predictions for HPC in 2018

January 4, 2018

I’m not averse to making predictions about the world of High Performance Computing (and Supercomputing, Cloud, etc.) in person at conferences, meetings, causa Read more…

By Andrew Jones

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

Independent Hyperion Research Will Chart its Own Course

December 19, 2017

Hyperion Research, formerly the HPC research and consulting practice within IDC, has become an independent company with Earl Joseph, the long-time leader of the Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Leading Solution Providers

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Nvidia, Partners Announce Several V100 Servers

September 27, 2017

Here come the Volta 100-based servers. Nvidia today announced an impressive line-up of servers from major partners – Dell EMC, Hewlett Packard Enterprise, IBM Read more…

By John Russell

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This