Rogue Wave Adds Acumem to Its HPC Stable

By Michael Feldman

October 4, 2010

Rogue Wave Software has acquired HPC toolmaker Acumen AB, a Swedish company that makes performance optimization tools for multithreaded applications. Acumem brought its first products to market in 2008, based on technology developed by Erik Hagersten and his research team at Uppsala University. Acumem’s product set and engineering group will be retained, along with the company’s office in Uppsala, Sweden.

Acumen is the third HPC tool vendor bought by Rogue Wave within the last 18 months, having acquired Visual Numerics in May 2009, followed by TotalView Technologies in January of 2010. With Visual Numerics, Rogue Wave got IMSL, a set of mathematical and statistical libraries for technical computing, while TotalView brought its namesake TotalView source code and memory debugger. With the acquisitions, Rogue Wave now claims over 3,000 customers spread across 36 countries.

Prior to 2009, Rogue Wave principally sold embeddable C++ libraries under its SourcePro brand, and application prototyping tools like PV-WAVE. Although the company was not considered a high performance computing vendor until recently, its traditional customer base of banks, telecoms, government organizations, and defense/aerospace firms brought it close to HPC customers in many instances. The SourcePro libraries, in particular, are used in large compute grids for quantitative finance applications at firms like Goldman Sachs, Bank of America, and Barclays Capital. Now with its new portfolio of parallel numeric libraries, HPC debuggers, and multicore optimization software, the company can add research/academia, oil & gas, and computer animation to its list of application areas.

More broadly, Rogue Wave is looking to carve a niche as a purveyor of cross-platform productivity tools for high performance computing and beyond. According to Rogue Wave CEO Brian Pierce, no one is really in position to do that today for HPC. “We feel we’re starting to fill in the holes in the tool chain for this market,” he says.

From his perspective, the tool market in general is fragmented and dominated by a large number of small companies trying to get their products to market. Once you get past companies like Intel, IBM and a handful of others big firms that offer software development tools as a side business to back their products, the pure-play tool providers are almost invisible, Pierce explains. “For us it was creating scale and stability in a market segment that does not necessarily have that,” he says. With a 21-year track record, revenues in the tens of million of dollars, and a staff of about 140 employees, Rogue Wave believes it has enough critical mass to bring its HPC portfolio to a wider market.

Pierce says their overarching strategy is to marry Rogue Wave’s enterprise-class libraries and productivity tools with its new HPC products. The trend driving all this is the parallelization of computing infrastructure — multicore, multiprocessor, and multi-node environments are now commonplace across the IT landscape, so logic dictates that the demand for parallel tools and libraries will grow accordingly.

Using its combined portfolio of libraries and tools, Rogue Wave is targeting both the build and debugging areas of the development environment. On the build side, they offer IMSL, PyIMSL Studio, and PV-WAVE. PyIMSL is a prototyping tool for designing numerical applications. Essentially it’s a Python wrapper for the IMSL libraries, and is targeted at domain experts rather than programmers. PV-WAVE is a suite of tools for designing shared-memory analytics applications that need to process and visualize large datasets. It also includes its own set of analysis routines that use the IMSL libraries.

Moving to the debugging and execution side of the toolchain is the TotalView debugger, the reverse debugger ReplayEngine, and the MemoryScape memory debugger. For performance profiling, Acumen’s SlowSpotter, ThreadSpotter, and Spotlight provide a set of tools that enable the developer to optimize memory and thread performance. Although the debuggers and performance optimizers are standalone products today, they have a natural affinity for one another, inasmuch as performance tuning and debugging is often done in concert during development. Pierce says he foresees bundling these product sets in “the not too distant future,” although he wouldn’t say if actual product integration is in the works.

There is one area the company is not interested in pursuing: compiler technology. According to Pierce, there are plenty of good compilers on the market today, and since they want to maintain their cross-platform approach, there is no compelling reason to bring a particular one in-house. For the time being, at least, Rogue Wave will see how much mileage it can get out of the tools it’s assembled, and see if it can take advantage of the industry’s move to multicore and other parallel computing technologies.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This