Movers and Shakers in HPC: John Gustafson

By Caroline Connor

October 20, 2010

This is the first in a series of columns on movers and shakers in HPC, written by our newest contributing editor, Caroline Connor.

I had the pleasure of working with John Gustafson when he was Chief Technology Officer for ClearSpeed in 2007. Sure, I had heard about John, known for his work in HPC, describing the notion of weak scaling (Gustafson’s Law), introducing the first commercial computer cluster, winning the first Gordon Bell Award and all that. What surprised me was that there was so much more to John than the public persona. Here is a guy who is a former trampoline gymnast, built his own harpsichords at age 16, and grows orchids in his spare time. All of this is not lost upon me while I sit poolside at John’s lovely home, wondering what else I might uncover as I pull out my recorder.

HPCwire: John, you’re known for your “Reevaluating Amdahl’s Law” paper. Have you ever met Gene Amdahl? Is there any kind of debate still going on between the two of you?

John: (Laughs) I’ve met Gene, and have lunch with him every now and then; he lives right here in the Bay Area. We get along great. No, there’s no debate whatsoever. I’ve asked him things about his “law” that have been bothering me for years, and confirmed that he never meant his 1967 talk to be used to stop progress in parallel processing the way it has. He was debating Slotnick about the architecture of what would become the ILLIAC IV, saying that if you have one instruction stream, then the operating system part of that instruction stream will kill the parallelism. Gene told me that with modern systems, where every processor has its own instruction control, that argument doesn’t apply at all. So no, there’s no rivalry. I admire the man immensely and am honored to have any association with him.

HPCwire: So, what is behind your fascination with historical computers, like the 1939 Atanasoff-Berry Computer that you helped to reconstruct? It seems odd that a guy who works at the leading edge of supercomputing also works on machines that are a trillion times slower.

John: The technology of the era isn’t the important part; it’s what you do with it. So each generation rediscovers clever “tricks” about using tubes, discrete transistors, bit-slice logic, VLSI… and gives it a new name without realizing that there are many giants whose shoulders they could stand on. Another part of it is that Atanasoff has not received the credit he deserves for inventing electronic digital computing. Reconstructing his machine helped to set the record straight, and proved to people that his computer really worked.

HPCwire: I heard that you recently started managing Intel’s Ubiquitous High Performance Computing project for DARPA. What can you tell us about your new role and the project?

John: Well, this is my third time managing a grand “let’s build a big computer” project for DARPA. The first was when Steve Squires was leading the charge at DARPA in the 1980s, which led to the early hypercube projects and eventually to commodity clusters. The second was at Sun Microsystems when DARPA’s Bob Graybill was refocusing everyone on productivity instead of raw specs, and his HPCS program did a lot to realign people with the issues that really matter to computer users. Now, it’s the UHPC program. The goal is to produce an exaflop, or an exa-op, with less than 20 megawatts of electricity. If anyone can get the power efficiency that high in a general-purpose computer, it’s Intel. The aspect most interesting to me is the software part of the challenge. How much are we going to expose the architecture to the compiler developers and the library designers, versus the scientists and engineers who simply want to use the system to get work done? And do people have any idea about how power-hungry and numerically shaky our current “double precision” arithmetic will be when you’re doing a quintillion operations per second? I don’t think they do. So being able to direct such an effort is nothing less than fascinating. Finding time for outside activities just got a whole lot harder!

HPCwire: Speaking of which, what are your favorite hobbies, sports and other interests?

John: Oh, my. I didn’t expect that one. I was once a gymnast and pretty good on the trampoline, but that was quite a while ago. These days I spend my spare time playing piano and harpsichord. I actually learned to snow ski for the first time last year, and I plan on skiing more this season. Other than that, I usually enjoy the great California weather by swimming and hiking. At this point after taking on my new responsibilities for Intel, I feel lucky just to get outdoors enough to get some Vitamin D.

HPCwire: So, how old were you when you first started experimenting with electronics?

John: Oh my god, you would ask this. I don’t know whether to be embarrassed or proud about it, but I was six years old when I was assembling radio transmitters. I entered one in the science fair when I was in first grade, and won. What a geek I was! I saved up for a helium-neon laser and managed to get one when I was fifteen. I had indulgent parents who let me take over three rooms in the basement to make holograms, perform dubious chemical experiments, and generally do the kind of thing you might see in the Amateur Scientist column of Scientific American. By the time I entered Caltech as a freshman, I probably had about a thousand hours of hands-on lab experience, so the chemistry and physics courses seemed pretty easy.

My parents weren’t just indulgent, they were excellent guides. My mother had been an electronics technician at Collins Radio, now Collins-Rockwell, and my father was a chemical engineer turned MD, both as the result of World War II. One of my earliest memories was being taught about the polarity of batteries and electrolytic capacitors by my mother while trying to figure out what wasn’t working on the Heathkit breadboard circuit I just assembled. How geeky is that?

HPCwire: What are two or three interesting things about you that relatively few (or none) of your colleagues or friends know?

John: (Laughs) Well, my grandfather’s first cousin was Greta Garbo. Most of the family who came over from Sweden simply dropped the extra “s” in Gustafsson, but she probably followed someone’s good advice that even ‘Gustafson’ wouldn’t make it in Hollywood and changed her last name completely. Like my grandfather, she was from a poor farm on the outskirts of Stockholm.

Another thing people don’t know is that my father was the first guy to introduce computers into private hospitals in the US. People back then couldn’t figure out what possible use a computer could have in a hospital, but he persisted and said it could plan the diets of everyone, grade their psychological tests, maybe even monitor their electrocardiograms automatically. That was 1961 and 1962. When he visited IBM, I asked if I could go along. So here I was, this seven year old, touring one of the IBM sites in New York, slack-jawed at signs that said things like “Danger: Laser Light”… well, that was where they were working on the very first laser printers. I couldn’t understand why the reel-to-reel tape players kept starting and stopping; I thought they must all have been broken, and I wondered why no one could get them to work properly.

HPCwire: Just out of curiosity, why did you join ClearSpeed a few years ago? Based on your own personal experience, can you share any insights as to why some companies struggle in the HPC market place and so few survive?

John: Thomas Sterling told me once, “I figured out why you joined ClearSpeed: You’re re-living your youth.” I laughed, and knew exactly what he meant. I actually started my career at Floating Point Systems, a company that turned general-purpose computers into compute-intensive workhorses by adding special hardware for high FLOPS rates. I smiled when I got a pitch from ClearSpeed, who thought they’d invented the idea of using accelerators to plug into general-purpose boxes. I said, “So, your target markets are chemistry, structural analysis, and improving LINPACK scores, right?” To which they replied, amazed, “Yeah, how did you know that?” A few weeks later, I was offered the role of CTO and I agreed. It was a lot of fun while it lasted.

Seriously, in my personal opinion, HPC companies usually fail because they don’t identify their customers and their customer needs very accurately. Seymour Cray didn’t make that mistake; he was brilliant at knowing his customer base and what they wanted and needed.

HPCwire: I read just recently that Massively Parallel Technologies has announced a new software environment. As former CEO, can you share some of the history with us?

John: DARPA introduced me to MPT during the HPCS program, saying they had some very innovative ideas worth looking into. Gene Amdahl is on their technical advisory board, so I knew I should take them seriously. I was asked to take the reins to get them better connected to the mainstream HPC community, which I did. MPT has a technology for parallel programming that overlaps communication so well it allows scaling to millions of processors. The latest announcement is about something quite different. They’ve created a way to build programs that looks like the Apps Store, but hierarchical. Sort of the antithesis of open source; you get financial reward for every improvement you can make in a software supply chain. I would probably still be there had Intel not recruited me to direct their Santa Clara research lab in 2009. It was an offer I simply could not resist.

HPCwire: How would you describe yourself to someone who has never met you before, or knows nothing of your background?

John: Whew. That’s hard to do. I’d say that I’m an odd mixture of technophile and extrovert. I love public speaking, meeting people and talking to customers, which I notice isn’t true for a lot of scientist-engineer types. So I guess I’d say, “I’m a research scientist with a right brain.”

HPCwire: Lastly, what do you consider your greatest personal achievement?

John: Being influential in the adoption of parallel processing as a mainstream approach. Until 1988, when I wrote the paper about reevaluating Amdahl’s law, parallel processing was simply an academic curiosity that was viewed somewhat derisively by the big computer companies. When my team at Sandia — thank you, Gary Montry and Bob Benner — demonstrated that you could really get huge speedups on huge numbers of processors, it finally got people to change their minds. I am still amused by people out there gnashing their teeth about how to get performance out of multicore chips. Depending on what school they went to, they might think Amdahl proved that parallel processing will never work, or on the other hand, they might have read my paper and now have a different perception of how we use bigger computers to solve bigger problems, and not to solve the problems that fit existing computers. If that’s what I wind up being remembered for, I have no complaints.

About the Author

An avid HPC watcher and established technology marketing professional; Caroline resides in the California Bay Area and recently joined the HPCwire team as a contributing editor. You can reach her at

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a community infrastructure in support of machine learning research Read more…

By John Russell

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

NSF Project Sets Up First Machine Learning Cyberinfrastructure – CHASE-CI

July 25, 2017

Earlier this month, the National Science Foundation issued a $1 million grant to Larry Smarr, director of Calit2, and a group of his colleagues to create a comm Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This