T-Platforms Places Bet on Switchless Supercomputing Interconnect

By Michael Feldman

October 27, 2010

Russian supercomputer maker T-Platforms is continuing its push into the elite end of the HPC market. On Monday, the company unveiled a joint venture with a group at the University of Heidelberg to develop a new ultra-fast interconnect for high-end supercomputing. The goal is to bring the technology to market in the form of an ASIC, which can be incorporated into a network interface controller (NIC) for HPC servers.

The technology, called EXTOLL, for Extreme Low Latency Interconnect, was born out of a research project led by Prof. Ulrich Brüning in the university’s Computing Architecture Group. The team there has created a working FPGA-based prototype for demonstration and software development purposes, but the final goal is to develop an ASIC for commercial production.

In a nutshell, EXTOLL is a switchless interconnect designed for ultra-low-latency, high bandwidth, and extreme scalability. The latter attribute is especially critical to the construction of large-scale HPC machines, which may contain tens of thousands of compute servers. According to Anton Korzh, a hardware architect at T-Platforms, the initial EXTOLL implementation will support up to 64 thousand nodes and at least a hundred cores per node. Even with the current generation of processors, that would allow systems to reach well into the multi-petaflop realm.

There is already an EXTOLL MPI software implementation in place, which has been developed and tested on the FPGA prototype. Since this technology is destined for petascale supercomputing, support for PGAS (Global Address Space) language environments is also in the works. Some support has to be baked into the operating system, and T-Platforms is planning to incorporate EXTOLL awareness into its own custom OS for HPC, ClustrX. In general, the proprietary software stack would be the biggest impediment to wider use of the technology.

Latency-wise, EXTOLL is aiming for sub-microsecond territory. The Heidelberg researchers believe they can achieve 500 nanoseconds (ns), NIC to NIC. No external switches are needed (switch logic is part of the NIC ASIC), and each hop in the network adds just 60 ns of delay. So even the worst cast latency for a 10,000 node supercomputer would be in the neighborhood of 3 microseconds — assuming a 3D torus network design, which is what T-Platforms has in mind for its implementation.

Bandwidth, too, is aimed at the upper end of the spectrum. Each of the six EXTOLL links on the NIC will be capable of transferring 120 gigabits/second, which works out to about 90 GB/sec for a single device. That’s about 2.5 times the speed of the current generation QDR InfiniBand, and puts it in the realm of the 160 GB/sec Cray Gemini interconnect used in the company’s newest XE6 “Baker” supercomputers.

The original EXTOLL design was based on the HyperTransport protocol, which would have effectively limited its use in supercomputing to AMD Opteron-based servers. T-Platforms persuaded the university researchers to incorporate PCI-Express (PCIe) support as well, so they could build hardware with Intel silicon. The current roadmap will include support for both PCIe 3.0 and HyperTransport 3.0. It’s worth noting that Cray’s future system interconnect, named “Aries,” will also support PCIe, and for exactly the same reason. The Aries technology is the follow-on to the Gemini interconnect, and will be used in the upcoming Cascade-class supercomputers.

While it’s a stretch to start comparing T-Platforms to Cray, the Russian vendor seems to be following the Cray model of layering a proprietary interconnect on top of commodity x86 parts for its top-of-the-line supercomputers. The big difference is that T-Platforms bought into the technology rather than developing it in-house. The arrangement between T-Platforms and the University of Heidelberg gives the company an equity position in the joint venture. In exchange, T-Platforms is investing an undisclosed sum in the project to help move the technology into commercial production.

The idea is for the supercomputer maker to get first dibs on the new interconnect so that it can be incorporated into a future blade product aimed at the upper end of the HPC market. T-Platforms intends to keep its InfiniBand-based blade, as well, for those systems that don’t require extreme scalability. According to Korzh, the company intends to move to a more modular blade design such that either interconnect technology (or perhaps even both) can be accommodated on the same basic motherboard.

The EXTOLL-based offering is already under development and is slated for launch in Q4 2011, when production of the NIC ASICs are scheduled to commence. The EXTOLL group is also interested in producing a stand-alone product that presumably would take the form of a PCIe-based network adapter that could be plugged into standard servers. That would make for a rather interesting setup for, say, a medium-sized supercomputer. Although the EXTOLL NICs are bound to be more expensive than their commodity InfiniBand or Ethernet brethren, the fact that one can do away with external switching could make for a compelling scale-out cluster model.

Getting the technology off the ground, however, is not going to come cheap. Typical costs for ASIC development alone can easily reach into the millions of dollars. Conveniently, T-Platforms recently announced an infusion of money from the state-run “Bank for Development and Foreign Economic Affairs” (Vneshekonombank), and although specific projects were not called out, the stated purpose of the investment was for “expanding T-Platforms’ supercomputing research and development efforts, along with providing support for the company’s expansion into the global HPC market.” These maneuverings appear designed as part of a concerted strategy to expand the Russian company’s reach into the European Union and beyond.

For the time being, though, Europe appears to be the primary target for T-Platforms’ supercomputing aspirations. The Russian (and former Soviet Union) high-end supercomputing market is too small, while the US one, represented mostly by DOE labs, DoD research centers, and NSF supercomputing centers, is under the implicit mandate to buy American. That said, a differentiated high-end offering from T-Platforms could shake up the positions of established European market players like Bull, Cray and IBM, in particular, and create a more diverse set of supercomputing choices than even the US enjoys.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This