SGI Gets Its Mojo Working for Supercomputing Conference

By Michael Feldman

November 15, 2010

SGI has made good on its promise to create a petaflop-in-a-cabinet supercomputer that can scale up to tens and even hundreds of cabinets. Developed under the code name “Project Mojo,” the company has dubbed the new product Prism XL. SGI will be showcasing the system this week in their exhibit booth at the Supercomputing Conference in New Orleans.

Not surprisingly, the Prism system relies on accelerator technology to deliver so much computational brawn. Specifically, SGI is supporting configurations with NVIDIA Tesla GPUs, AMD/ATI GPUs, and Tilera processors. The central idea was to create an open and scalable platform that exploited all the advantages of accelerator technology, namely lower cost, better energy efficiency, and a smaller footprint. According to Bill Mannel, SGI’s VP of product marketing, what they’ve achieved with Prism is a system that costs about 25 percent less than a comparable x86-based supercomputer, and in just one-tenth the floor space.

Computational density was a central goal of Project Mojo. “Around this time last year, a set of SGI executives, including myself, sat in a room in Austin Texas and asked ‘How can we put a petaflop in a single cabinet?'” explains Mannel. “And that was how the Project Mojo product got started.”

The design went through a number of iterations. The original focus was on ATI GPUs since, at least at the time, they offered the most performant processors. (Arguably they still do; the top-end ATI Radeon 5970 chip delivers 4.64 single precision teraflops or 928 double precision gigaflops.) Mannel says that customer feedback drove them to a more general-purpose design that could accommodate virtually any accelerator that was PCIe-friendly.

The first Prism systems available in December can be ordered with NVIDIA Tesla M2050 or M2070 modules, AMD FireStream 9370 (“Osprey”) cards, or 64-core Tilera processor. In January, SGI intends to add support for the AMD FireStream 9350 (“Kestrel”). Mannel says SGI is also considering offering the aforementioned Radeon HD 5970 as an option at some point. Presumably Prism could also be equipped with Intel’s upcoming Many Integrated Core (MIC) “Knights Corner” accelerator further down the road. SGI wouldn’t commit to a future MIC offering, other than to say that they are “giving it serious consideration.”

The Prism design centers around maximizing the number of PCIe interfaces, and thus the number of accelerator cards, that can be packed into a standard rack. Each of the slots are PCIe Gen 2 x16 interfaces, so every accelerator can enjoy full I/O bandwidth to the motherboard. The slot can draw up to 300 watts, which is designed to accommodate all current accelerator cards — the current crop of GPGPUs top out at about 250 watts — as well as all future ones on the major vendors’ roadmaps.

The basic component of a Prism system is a “stick,” a modular enclosure that is indeed stick-like — 5.78 inch wide, 3.34 inch high, and 37 inches deep. Each one is powered by a 1050 watt power supply, and despite the density, the whole apparatus is air-cooled. A 42U rack can be outfitted with up to 63 sticks, in a 3-by-21 honeycomb pattern. The sticks are very much plug and play; you can actually take one out of a rack and plug it into a wall socket in a lab or office should you need to do some local development work.

Inside each stick are two of what SGI calls “slices”, which are essentially nodes. Each slice is comprised of a CPU, one double-wide or two single wide accelerators, and up to two SATA disks. The CPU chosen for this task is an AMD Opteron 4100 “Lisbon” processor, which is housed on a “node board.” SGI opted for the no-frills, lower-power Lisbon processor (basically half a Magny-Cours Opteron) since its principle function is to drive the accelerator, rather than delivering a lot of compute on its own. Up to four DDR3 memory slots, operating at 1333 MHz, are available on the node board.

The default network is GigE, but a separate low profile PCIe slot is available on each slice for an InfiniBand adapter– either single plane or dual plane. This PCIe interface could theoretically be used to stuff another accelerator onto the node (and customers have asked for such an option), but SGI doesn’t currently support that configuration. The company also doesn’t support a 10 GbE option yet, although there’s nothing preventing the customer from plugging in their own adapters. One might wonder why SGI just didn’t slap an InfiniBand or 10 GbE chip down on the node board, but it looks like the rationale was to minimize the common infrastructure as much as possible, and let the customers upscale the configuration as needed via all the PCIe slots.

Since each stick has two slices, a maximally configured one can house 2 CPUs and 4 GPUs. This is how SGI is able to get their peak petaflop in a single cabinet. A cabinet in this case is what SGI calls their M-Rack, an extra-wide double rack with a switch rack in the middle. Since it’s basically two 42U compute racks, you can house 500 single-wide GPUs in it. If those are 2 teraflop AMD FireStream 9350s, you’ve got your petaflop, but just single precision.

Of course, many HPC customers are going to opt for NVIDIA’s Fermi GPUs, since they have up-market features like ECC memory, which is crucial for a lot of heavy-duty computing. In this case though, a cabinet would only yield about 250 single precision teraflops. Of course since the Prism is designed for future accelerators, it won’t be too many years before we’ll be getting a full double precision petaflop in a cabinet.

SGI is targeting Prism at market segments that contain the most enthusiastic early adopters of HPC accelerators, namely oil and gas, media/rendering, education, research, defense/intelligence, and bio/pharma. A number of companies in these areas have already deployed accelerator-based machines — mostly GPU-equipped servers — and these customers would be the ones most likely interested in scaling up to a Prism XL.

The Tilera acceleration option is somewhat of a different animal. In this case, the user is not concerned with FLOPS, since these manycore processors are rather weak in the floating point department.  The intention here is to deliver lots of integer operations in a very power-efficient package. The 64-core Tilera chip delivers 443 billion operations per second, yet consume only about 20 watts. According to Mannel, Tilera deployments are intended to be used in places where FPGA acceleration has been used in the past, for example, in encryption, image and signal processing; network packet inspection, web/content delivery, and media format conversion.

Unlike FPGAs, Tilera processors can be programmed with conventional tools and language frameworks, making application development and maintenance much less complicated. That wouldn’t necessarily rule out a future FPGA accelerator for Prism though. Mannel, in fact, says a few customers are interested in such an option.

With all different accelerator options, SGI is relying mainly on third-party vendors for software support. This includes compilers, drivers, and libraries from NVIDIA, AMD and Tilera for their respective hardware. SGI is also packaging development tools from Allinea, CAPS Enterprise, Portland Group, and Rogue Wave. For job scheduling, they offer Altair PBS Professional, which is conveniently accelerator-aware, while SGI’s own Management Center is used for system management. OS support for the initial offering is Red Hat RHEL 5.5 and CentOS 5.5.

As of this writing, Prism XL pricing was not available, but one would expect to pay some premium compared to vanilla CPU-GPU server-based systems on the market today.  The first Prisms will be available for shipping in December.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPC-as-a-Service Finds Toehold in Iceland

December 11, 2017

While high-demand workloads (e.g., bitcoin mining) can overheat data center cooling capabilities, at least one data center infrastructure provider has announced an HPC-as-a-service offering that features 100 percent fre Read more…

By Doug Black

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be carefully woven together by people to create the computational c Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit and Sierra. The new AC922 server pairs two Power9 CPUs with f Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

PEZY President Arrested, Charged with Fraud

December 6, 2017

The head of Japanese supercomputing firm PEZY Computing was arrested Tuesday on suspicion of defrauding a government institution of 431 million yen (~$3.8 million). According to reports in the Japanese press, PEZY founde Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Share This