SGI Gets Its Mojo Working for Supercomputing Conference

By Michael Feldman

November 15, 2010

SGI has made good on its promise to create a petaflop-in-a-cabinet supercomputer that can scale up to tens and even hundreds of cabinets. Developed under the code name “Project Mojo,” the company has dubbed the new product Prism XL. SGI will be showcasing the system this week in their exhibit booth at the Supercomputing Conference in New Orleans.

Not surprisingly, the Prism system relies on accelerator technology to deliver so much computational brawn. Specifically, SGI is supporting configurations with NVIDIA Tesla GPUs, AMD/ATI GPUs, and Tilera processors. The central idea was to create an open and scalable platform that exploited all the advantages of accelerator technology, namely lower cost, better energy efficiency, and a smaller footprint. According to Bill Mannel, SGI’s VP of product marketing, what they’ve achieved with Prism is a system that costs about 25 percent less than a comparable x86-based supercomputer, and in just one-tenth the floor space.

Computational density was a central goal of Project Mojo. “Around this time last year, a set of SGI executives, including myself, sat in a room in Austin Texas and asked ‘How can we put a petaflop in a single cabinet?'” explains Mannel. “And that was how the Project Mojo product got started.”

The design went through a number of iterations. The original focus was on ATI GPUs since, at least at the time, they offered the most performant processors. (Arguably they still do; the top-end ATI Radeon 5970 chip delivers 4.64 single precision teraflops or 928 double precision gigaflops.) Mannel says that customer feedback drove them to a more general-purpose design that could accommodate virtually any accelerator that was PCIe-friendly.

The first Prism systems available in December can be ordered with NVIDIA Tesla M2050 or M2070 modules, AMD FireStream 9370 (“Osprey”) cards, or 64-core Tilera processor. In January, SGI intends to add support for the AMD FireStream 9350 (“Kestrel”). Mannel says SGI is also considering offering the aforementioned Radeon HD 5970 as an option at some point. Presumably Prism could also be equipped with Intel’s upcoming Many Integrated Core (MIC) “Knights Corner” accelerator further down the road. SGI wouldn’t commit to a future MIC offering, other than to say that they are “giving it serious consideration.”

The Prism design centers around maximizing the number of PCIe interfaces, and thus the number of accelerator cards, that can be packed into a standard rack. Each of the slots are PCIe Gen 2 x16 interfaces, so every accelerator can enjoy full I/O bandwidth to the motherboard. The slot can draw up to 300 watts, which is designed to accommodate all current accelerator cards — the current crop of GPGPUs top out at about 250 watts — as well as all future ones on the major vendors’ roadmaps.

The basic component of a Prism system is a “stick,” a modular enclosure that is indeed stick-like — 5.78 inch wide, 3.34 inch high, and 37 inches deep. Each one is powered by a 1050 watt power supply, and despite the density, the whole apparatus is air-cooled. A 42U rack can be outfitted with up to 63 sticks, in a 3-by-21 honeycomb pattern. The sticks are very much plug and play; you can actually take one out of a rack and plug it into a wall socket in a lab or office should you need to do some local development work.

Inside each stick are two of what SGI calls “slices”, which are essentially nodes. Each slice is comprised of a CPU, one double-wide or two single wide accelerators, and up to two SATA disks. The CPU chosen for this task is an AMD Opteron 4100 “Lisbon” processor, which is housed on a “node board.” SGI opted for the no-frills, lower-power Lisbon processor (basically half a Magny-Cours Opteron) since its principle function is to drive the accelerator, rather than delivering a lot of compute on its own. Up to four DDR3 memory slots, operating at 1333 MHz, are available on the node board.

The default network is GigE, but a separate low profile PCIe slot is available on each slice for an InfiniBand adapter– either single plane or dual plane. This PCIe interface could theoretically be used to stuff another accelerator onto the node (and customers have asked for such an option), but SGI doesn’t currently support that configuration. The company also doesn’t support a 10 GbE option yet, although there’s nothing preventing the customer from plugging in their own adapters. One might wonder why SGI just didn’t slap an InfiniBand or 10 GbE chip down on the node board, but it looks like the rationale was to minimize the common infrastructure as much as possible, and let the customers upscale the configuration as needed via all the PCIe slots.

Since each stick has two slices, a maximally configured one can house 2 CPUs and 4 GPUs. This is how SGI is able to get their peak petaflop in a single cabinet. A cabinet in this case is what SGI calls their M-Rack, an extra-wide double rack with a switch rack in the middle. Since it’s basically two 42U compute racks, you can house 500 single-wide GPUs in it. If those are 2 teraflop AMD FireStream 9350s, you’ve got your petaflop, but just single precision.

Of course, many HPC customers are going to opt for NVIDIA’s Fermi GPUs, since they have up-market features like ECC memory, which is crucial for a lot of heavy-duty computing. In this case though, a cabinet would only yield about 250 single precision teraflops. Of course since the Prism is designed for future accelerators, it won’t be too many years before we’ll be getting a full double precision petaflop in a cabinet.

SGI is targeting Prism at market segments that contain the most enthusiastic early adopters of HPC accelerators, namely oil and gas, media/rendering, education, research, defense/intelligence, and bio/pharma. A number of companies in these areas have already deployed accelerator-based machines — mostly GPU-equipped servers — and these customers would be the ones most likely interested in scaling up to a Prism XL.

The Tilera acceleration option is somewhat of a different animal. In this case, the user is not concerned with FLOPS, since these manycore processors are rather weak in the floating point department.  The intention here is to deliver lots of integer operations in a very power-efficient package. The 64-core Tilera chip delivers 443 billion operations per second, yet consume only about 20 watts. According to Mannel, Tilera deployments are intended to be used in places where FPGA acceleration has been used in the past, for example, in encryption, image and signal processing; network packet inspection, web/content delivery, and media format conversion.

Unlike FPGAs, Tilera processors can be programmed with conventional tools and language frameworks, making application development and maintenance much less complicated. That wouldn’t necessarily rule out a future FPGA accelerator for Prism though. Mannel, in fact, says a few customers are interested in such an option.

With all different accelerator options, SGI is relying mainly on third-party vendors for software support. This includes compilers, drivers, and libraries from NVIDIA, AMD and Tilera for their respective hardware. SGI is also packaging development tools from Allinea, CAPS Enterprise, Portland Group, and Rogue Wave. For job scheduling, they offer Altair PBS Professional, which is conveniently accelerator-aware, while SGI’s own Management Center is used for system management. OS support for the initial offering is Red Hat RHEL 5.5 and CentOS 5.5.

As of this writing, Prism XL pricing was not available, but one would expect to pay some premium compared to vanilla CPU-GPU server-based systems on the market today.  The first Prisms will be available for shipping in December.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

IBM Unveils Latest Achievements in AI Hardware

December 13, 2019

“The increased capabilities of contemporary AI models provide unprecedented recognition accuracy, but often at the expense of larger computational and energetic effort,” IBM Research wrote in a blog post. “Therefor Read more…

By Oliver Peckham

Focused on ‘Silicon TAM,’ Intel Puts Gary Patton, Former GlobalFoundries CTO, in Charge of Design Enablement

December 12, 2019

Change within Intel’s upper management – and to its company mission – has continued as a published report has disclosed that chip technology heavyweight Gary Patton, GlobalFoundries’ CTO and R&D SVP as well a Read more…

By Doug Black

Quantum Bits: Rigetti Debuts New Gates, D-Wave Cuts NEC Deal, AWS Jumps into the Quantum Pool

December 12, 2019

There’s been flurry of significant news in the quantum computing world. Yesterday, Rigetti introduced a new family of gates that reduces circuit depth required on some problems and D-Wave struck a deal with NEC to coll Read more…

By John Russell

How Formula 1 Used Cloud HPC to Build the Next Generation of Racing

December 12, 2019

Formula 1, Rob Smedley explained, is maybe the biggest racing spectacle in the world, with five hundred million fans tuning in for every race. Smedley, a chief engineer with Formula 1’s performance engineering and anal Read more…

By Oliver Peckham

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has been unveiled in upstate New York that will be used by IBM Read more…

By Doug Black

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

GPU Scheduling and Resource Accounting: The Key to an Efficient AI Data Center

[Connect with LSF users and learn new skills in the IBM Spectrum LSF User Community!]

GPUs are the new CPUs

GPUs have become a staple technology in modern HPC and AI data centers. Read more…

At SC19: Developing a Digital Twin

December 11, 2019

In the not too distant future, we can expect to see our skies filled with unmanned aerial vehicles (UAVs) delivering packages, maybe even people, from location to location. In such a world, there will also be a digital twin for each UAV in the fleet: a virtual model that will follow the UAV through its existence, evolving with time. Read more…

By Aaron Dubrow

Focused on ‘Silicon TAM,’ Intel Puts Gary Patton, Former GlobalFoundries CTO, in Charge of Design Enablement

December 12, 2019

Change within Intel’s upper management – and to its company mission – has continued as a published report has disclosed that chip technology heavyweight G Read more…

By Doug Black

Quantum Bits: Rigetti Debuts New Gates, D-Wave Cuts NEC Deal, AWS Jumps into the Quantum Pool

December 12, 2019

There’s been flurry of significant news in the quantum computing world. Yesterday, Rigetti introduced a new family of gates that reduces circuit depth require Read more…

By John Russell

RPI Powers Up ‘AiMOS’ AI Supercomputer

December 11, 2019

Designed to push the frontiers of computing chip and systems performance optimized for AI workloads, an 8 petaflops (Linpack) IBM Power9-based supercomputer has Read more…

By Doug Black

At SC19: Developing a Digital Twin

December 11, 2019

In the not too distant future, we can expect to see our skies filled with unmanned aerial vehicles (UAVs) delivering packages, maybe even people, from location to location. In such a world, there will also be a digital twin for each UAV in the fleet: a virtual model that will follow the UAV through its existence, evolving with time. Read more…

By Aaron Dubrow

Intel’s Jim Clarke on its New Cryo-controller and why Intel isn’t Late to the Quantum Party

December 9, 2019

Intel today introduced the ‘first-of-its-kind’ cryo-controller chip for quantum computing and previewed a cryo-prober tool for characterizing quantum proces Read more…

By John Russell

On the Spack Track @SC19

December 5, 2019

At the annual supercomputing conference, SC19 in Denver, Colorado, there were Spack events each day of the conference. As a reflection of its grassroots heritage, nine sessions were planned by more than a dozen thought leaders from seven organizations, including three U.S. national Department of Energy (DOE) laboratories and Sylabs... Read more…

By Elizabeth Leake

Intel’s New Hyderabad Design Center Targets Exascale Era Technologies

December 3, 2019

Intel's Raja Koduri was in India this week to help launch a new 300,000 square foot design and engineering center in Hyderabad, which will focus on advanced com Read more…

By Tiffany Trader

AWS Debuts 7nm 2nd-Gen Graviton Arm Processor

December 3, 2019

The “x86 Big Bang,” in which market dominance of the venerable Intel CPU has exploded into fragments of processor options suited to varying workloads, has n Read more…

By Doug Black

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

SC19: IBM Changes Its HPC-AI Game Plan

November 25, 2019

It’s probably fair to say IBM is known for big bets. Summit supercomputer – a big win. Red Hat acquisition – looking like a big win. OpenPOWER and Power processors – jury’s out? At SC19, long-time IBMer Dave Turek sketched out a different kind of bet for Big Blue – a small ball strategy, if you’ll forgive the baseball analogy... Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Leading Solution Providers

SC 2019 Virtual Booth Video Tour

AMD
AMD
CEJN
CJEN
DDN
DDN
MELLANOX
MELLANOX
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
SIX NINES IT
SIX NINES IT
VERNE GLOBAL
VERNE GLOBAL
WEKAIO
WEKAIO

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

IBM Opens Quantum Computing Center; Announces 53-Qubit Machine

September 19, 2019

Gauging progress in quantum computing is a tricky thing. IBM yesterday announced the opening of the IBM Quantum Computing Center in New York, with five 20-qubit Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This