SGI Gets Its Mojo Working for Supercomputing Conference

By Michael Feldman

November 15, 2010

SGI has made good on its promise to create a petaflop-in-a-cabinet supercomputer that can scale up to tens and even hundreds of cabinets. Developed under the code name “Project Mojo,” the company has dubbed the new product Prism XL. SGI will be showcasing the system this week in their exhibit booth at the Supercomputing Conference in New Orleans.

Not surprisingly, the Prism system relies on accelerator technology to deliver so much computational brawn. Specifically, SGI is supporting configurations with NVIDIA Tesla GPUs, AMD/ATI GPUs, and Tilera processors. The central idea was to create an open and scalable platform that exploited all the advantages of accelerator technology, namely lower cost, better energy efficiency, and a smaller footprint. According to Bill Mannel, SGI’s VP of product marketing, what they’ve achieved with Prism is a system that costs about 25 percent less than a comparable x86-based supercomputer, and in just one-tenth the floor space.

Computational density was a central goal of Project Mojo. “Around this time last year, a set of SGI executives, including myself, sat in a room in Austin Texas and asked ‘How can we put a petaflop in a single cabinet?'” explains Mannel. “And that was how the Project Mojo product got started.”

The design went through a number of iterations. The original focus was on ATI GPUs since, at least at the time, they offered the most performant processors. (Arguably they still do; the top-end ATI Radeon 5970 chip delivers 4.64 single precision teraflops or 928 double precision gigaflops.) Mannel says that customer feedback drove them to a more general-purpose design that could accommodate virtually any accelerator that was PCIe-friendly.

The first Prism systems available in December can be ordered with NVIDIA Tesla M2050 or M2070 modules, AMD FireStream 9370 (“Osprey”) cards, or 64-core Tilera processor. In January, SGI intends to add support for the AMD FireStream 9350 (“Kestrel”). Mannel says SGI is also considering offering the aforementioned Radeon HD 5970 as an option at some point. Presumably Prism could also be equipped with Intel’s upcoming Many Integrated Core (MIC) “Knights Corner” accelerator further down the road. SGI wouldn’t commit to a future MIC offering, other than to say that they are “giving it serious consideration.”

The Prism design centers around maximizing the number of PCIe interfaces, and thus the number of accelerator cards, that can be packed into a standard rack. Each of the slots are PCIe Gen 2 x16 interfaces, so every accelerator can enjoy full I/O bandwidth to the motherboard. The slot can draw up to 300 watts, which is designed to accommodate all current accelerator cards — the current crop of GPGPUs top out at about 250 watts — as well as all future ones on the major vendors’ roadmaps.

The basic component of a Prism system is a “stick,” a modular enclosure that is indeed stick-like — 5.78 inch wide, 3.34 inch high, and 37 inches deep. Each one is powered by a 1050 watt power supply, and despite the density, the whole apparatus is air-cooled. A 42U rack can be outfitted with up to 63 sticks, in a 3-by-21 honeycomb pattern. The sticks are very much plug and play; you can actually take one out of a rack and plug it into a wall socket in a lab or office should you need to do some local development work.

Inside each stick are two of what SGI calls “slices”, which are essentially nodes. Each slice is comprised of a CPU, one double-wide or two single wide accelerators, and up to two SATA disks. The CPU chosen for this task is an AMD Opteron 4100 “Lisbon” processor, which is housed on a “node board.” SGI opted for the no-frills, lower-power Lisbon processor (basically half a Magny-Cours Opteron) since its principle function is to drive the accelerator, rather than delivering a lot of compute on its own. Up to four DDR3 memory slots, operating at 1333 MHz, are available on the node board.

The default network is GigE, but a separate low profile PCIe slot is available on each slice for an InfiniBand adapter– either single plane or dual plane. This PCIe interface could theoretically be used to stuff another accelerator onto the node (and customers have asked for such an option), but SGI doesn’t currently support that configuration. The company also doesn’t support a 10 GbE option yet, although there’s nothing preventing the customer from plugging in their own adapters. One might wonder why SGI just didn’t slap an InfiniBand or 10 GbE chip down on the node board, but it looks like the rationale was to minimize the common infrastructure as much as possible, and let the customers upscale the configuration as needed via all the PCIe slots.

Since each stick has two slices, a maximally configured one can house 2 CPUs and 4 GPUs. This is how SGI is able to get their peak petaflop in a single cabinet. A cabinet in this case is what SGI calls their M-Rack, an extra-wide double rack with a switch rack in the middle. Since it’s basically two 42U compute racks, you can house 500 single-wide GPUs in it. If those are 2 teraflop AMD FireStream 9350s, you’ve got your petaflop, but just single precision.

Of course, many HPC customers are going to opt for NVIDIA’s Fermi GPUs, since they have up-market features like ECC memory, which is crucial for a lot of heavy-duty computing. In this case though, a cabinet would only yield about 250 single precision teraflops. Of course since the Prism is designed for future accelerators, it won’t be too many years before we’ll be getting a full double precision petaflop in a cabinet.

SGI is targeting Prism at market segments that contain the most enthusiastic early adopters of HPC accelerators, namely oil and gas, media/rendering, education, research, defense/intelligence, and bio/pharma. A number of companies in these areas have already deployed accelerator-based machines — mostly GPU-equipped servers — and these customers would be the ones most likely interested in scaling up to a Prism XL.

The Tilera acceleration option is somewhat of a different animal. In this case, the user is not concerned with FLOPS, since these manycore processors are rather weak in the floating point department.  The intention here is to deliver lots of integer operations in a very power-efficient package. The 64-core Tilera chip delivers 443 billion operations per second, yet consume only about 20 watts. According to Mannel, Tilera deployments are intended to be used in places where FPGA acceleration has been used in the past, for example, in encryption, image and signal processing; network packet inspection, web/content delivery, and media format conversion.

Unlike FPGAs, Tilera processors can be programmed with conventional tools and language frameworks, making application development and maintenance much less complicated. That wouldn’t necessarily rule out a future FPGA accelerator for Prism though. Mannel, in fact, says a few customers are interested in such an option.

With all different accelerator options, SGI is relying mainly on third-party vendors for software support. This includes compilers, drivers, and libraries from NVIDIA, AMD and Tilera for their respective hardware. SGI is also packaging development tools from Allinea, CAPS Enterprise, Portland Group, and Rogue Wave. For job scheduling, they offer Altair PBS Professional, which is conveniently accelerator-aware, while SGI’s own Management Center is used for system management. OS support for the initial offering is Red Hat RHEL 5.5 and CentOS 5.5.

As of this writing, Prism XL pricing was not available, but one would expect to pay some premium compared to vanilla CPU-GPU server-based systems on the market today.  The first Prisms will be available for shipping in December.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

DDN Enables 50TB/Day Trans-Pacific Data Transfer for Yahoo Japan

December 6, 2016

Transferring data from one data center to another in search of lower regional energy costs isn’t a new concept, but Yahoo Japan is putting the idea into transcontinental effect with a system that transfers 50TB of data a day from Japan to the U.S., where electricity costs a quarter of the rates in Japan. Read more…

By Doug Black

Infographic Highlights Career of Admiral Grace Murray Hopper

December 5, 2016

Dr. Grace Murray Hopper (December 9, 1906 – January 1, 1992) was an early pioneer of computer science and one of the most famous women achievers in a field dominated by men. Read more…

By Staff

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. The pilots, supported in part by DOE exascale funding, not only seek to do good by advancing cancer research and therapy but also to advance deep learning capabilities and infrastructure with an eye towards eventual use on exascale machines. Read more…

By John Russell

Ganthier, Turkel on the Dell EMC Road Ahead

December 5, 2016

Who is Dell EMC and why should you care? Glad you asked is Jim Ganthier’s quick response. Ganthier is SVP for validated solutions and high performance computing for the new (even bigger) technology giant Dell EMC following Dell’s acquisition of EMC in September. In this case, says Ganthier, the blending of the two companies is a 1+1 = 5 proposition. Not bad math if you can pull it off. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This