Is 10 Gigabit Ethernet Ready for HPC?

By Tim Dales

November 18, 2010

Despite the still-modest showing of 10 Gigabit Ethernet (10GbE) technology in high performance computing deployments, vendors at SC10 were showcasing a wide array of performance-laden Ethernet products. In addition to stalwart HPC network vendors like Arista, BLADE Network Technologies (now part of IBM), Myricom, Voltaire and Mellanox, plying their 10GbE wares in the exhibition hall, we also saw Cisco, Brocade, Fulcrum, Solarflare, and ADVA Optical Networking trying to woo the HPC faithful.

IT Brand Pulse Labs analyst Tim Dales takes a look at the prospects for 10GbE in high performance computing, the migration pattern from GbE to 10GbE, and some application areas that seem especially suitable for the technology.

There are two key elements in 10 Gigabit Ethernet that will help drive increased adoption in the high performance computing (HPC) market: throughput (Mbps) and low-latency. Until now the networking I/O provided for HPC has been dominated by 1 Gigabit Ethernet (GbE) and InfiniBand. According to the HPC Advisory Council, in 2009 the HPC market interconnect breakdown was 43 percent GbE, 40 percent InfiniBand and 17 percent other. However, this is all about to change as 10GbE, low-latency adapters emerge in the market and become proven in HPC applications.

1Gbit to 10Gbit Migration

An enormous number of legacy HPC systems use 1Gbit today to access storage (NFS) and for inter-processor communication (IPC) between nodes. Upgrades to 10Gbit in HPC implementations can net 10x throughput improvements with a small investment in adapters and switches. B simply upgrading the network I/O, a large compute job in an HPC cluster would take a fraction of the time to complete and system managers can get more work done in less time. The question for existing HPC systems managers is whether the investment in improved network I/O will yield the necessary return to justify the upgrade. Currently, the price delta between 1Gbit and 10Gbit sever adapters is 4x for 10x of throughput improvement, which results in a lower 10Gbit normalized price.

As new HPC projects are funded and launched in the private and public sectors, designers will take a hard look at 10Gbit due to its cross-market appeal and improved performance but need to be convinced that the second element, low-latency capability, is available.

10Gbit Low-Latency Ethernet Applications

The brightest spot in 10Gbit low-latency applications is financial services and a subset called High Frequency Trading (HFT). HFT is a multi-billion dollar business niche that relies on low-latency market feeds from stock exchanges, a cluster of high-powered processors to run proprietary algorithms on the data, and another low-latency TCP connection back to the market to execute split-second trades. The trading firm that gets their trades in first…wins! With millions of dollars riding on daily trades with lightning fast executions you can see how low-latency 10Gbit is a necessity for this business model.

For clarification, low-latency Ethernet is described by a ½ round trip time (RTT) and is the length of time it takes for a signal to be transmitted plus the length of time it takes for the acknowledgment of that signal to be received. That sum is divided by 2 for the average one-way point-to-point latency. For Ethernet this is measured in microseconds (usec.) To give you a reference point, current 1Gbit Ethernet has a typical latency of approximately 20 usec. In the HFT application mentioned, latency was 4-5 usec, a number that I believe will prove acceptable in many HPC applications.

Consider that 10Gbit low-latency (4-5 usec.) financial application we just spoke of and see how it can be applied on a broader sense to HPC applications that have different characteristics, but can still benefit from increased throughput and low latency. For example, a seismic data processor will acquire terabytes of seismic data from the earth, transfer the data to a multi-node cluster and process the data. With 10Gbit low-latency Ethernet in the cluster, the IPC latency between compute nodes in the cluster is reduced which reduces the compute-time for seismic data processing jobs, that could be on the order of hours or even days of time savings. In addition, the 10x throughput improvement results in lower data transfer time from storage to compute cluster. The result is that seismic data reports are delivered quicker, customers are happier, and revenue comes sooner.

The same low-latency and high throughput features apply to other HPC applications, such as plasma physics simulations, life science modeling, and other clustered applications where huge reductions in compute run-times can be realized just by changing the network I/O.

It is well known in the HPC community that low-latency, high-bandwidth systems are critical to success. 1Gbit Ethernet has the mass-market appeal, and comprises a majority of HPC systems, but is not yet seen as a performance leader. I believe the new capabilities offered with 10Gbit: 10x higher data rate, and 5x lower latency will make it successful for HPC systems.

Buyer Beware! Not all 10Gbit server adapters provide very low-latency. Make sure you ask the vendor for the latency specs and any benchmarks they have performed to substantiate their low-latency claims.

About the Author

Tim Dales has over 25 years experience in product management and technical sales of hardware, software and services at BakBone Software, Incentra Solutions, MTI, Emulex, MAI Systems and AT&T. Tim runs IT Brand Pulse Labs which specializes in providing independent, third party testing and lab reports about Unified Networking products.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

SRC Spends $200M on University Research Centers

January 16, 2018

The Semiconductor Research Corporation, as part of its JUMP initiative, has awarded $200 million to fund six research centers whose areas of focus span cognitiv Read more…

By John Russell

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This