Is 10 Gigabit Ethernet Ready for HPC?

By Tim Dales

November 18, 2010

Despite the still-modest showing of 10 Gigabit Ethernet (10GbE) technology in high performance computing deployments, vendors at SC10 were showcasing a wide array of performance-laden Ethernet products. In addition to stalwart HPC network vendors like Arista, BLADE Network Technologies (now part of IBM), Myricom, Voltaire and Mellanox, plying their 10GbE wares in the exhibition hall, we also saw Cisco, Brocade, Fulcrum, Solarflare, and ADVA Optical Networking trying to woo the HPC faithful.

IT Brand Pulse Labs analyst Tim Dales takes a look at the prospects for 10GbE in high performance computing, the migration pattern from GbE to 10GbE, and some application areas that seem especially suitable for the technology.

There are two key elements in 10 Gigabit Ethernet that will help drive increased adoption in the high performance computing (HPC) market: throughput (Mbps) and low-latency. Until now the networking I/O provided for HPC has been dominated by 1 Gigabit Ethernet (GbE) and InfiniBand. According to the HPC Advisory Council, in 2009 the HPC market interconnect breakdown was 43 percent GbE, 40 percent InfiniBand and 17 percent other. However, this is all about to change as 10GbE, low-latency adapters emerge in the market and become proven in HPC applications.

1Gbit to 10Gbit Migration

An enormous number of legacy HPC systems use 1Gbit today to access storage (NFS) and for inter-processor communication (IPC) between nodes. Upgrades to 10Gbit in HPC implementations can net 10x throughput improvements with a small investment in adapters and switches. B simply upgrading the network I/O, a large compute job in an HPC cluster would take a fraction of the time to complete and system managers can get more work done in less time. The question for existing HPC systems managers is whether the investment in improved network I/O will yield the necessary return to justify the upgrade. Currently, the price delta between 1Gbit and 10Gbit sever adapters is 4x for 10x of throughput improvement, which results in a lower 10Gbit normalized price.

As new HPC projects are funded and launched in the private and public sectors, designers will take a hard look at 10Gbit due to its cross-market appeal and improved performance but need to be convinced that the second element, low-latency capability, is available.

10Gbit Low-Latency Ethernet Applications

The brightest spot in 10Gbit low-latency applications is financial services and a subset called High Frequency Trading (HFT). HFT is a multi-billion dollar business niche that relies on low-latency market feeds from stock exchanges, a cluster of high-powered processors to run proprietary algorithms on the data, and another low-latency TCP connection back to the market to execute split-second trades. The trading firm that gets their trades in first…wins! With millions of dollars riding on daily trades with lightning fast executions you can see how low-latency 10Gbit is a necessity for this business model.

For clarification, low-latency Ethernet is described by a ½ round trip time (RTT) and is the length of time it takes for a signal to be transmitted plus the length of time it takes for the acknowledgment of that signal to be received. That sum is divided by 2 for the average one-way point-to-point latency. For Ethernet this is measured in microseconds (usec.) To give you a reference point, current 1Gbit Ethernet has a typical latency of approximately 20 usec. In the HFT application mentioned, latency was 4-5 usec, a number that I believe will prove acceptable in many HPC applications.

Consider that 10Gbit low-latency (4-5 usec.) financial application we just spoke of and see how it can be applied on a broader sense to HPC applications that have different characteristics, but can still benefit from increased throughput and low latency. For example, a seismic data processor will acquire terabytes of seismic data from the earth, transfer the data to a multi-node cluster and process the data. With 10Gbit low-latency Ethernet in the cluster, the IPC latency between compute nodes in the cluster is reduced which reduces the compute-time for seismic data processing jobs, that could be on the order of hours or even days of time savings. In addition, the 10x throughput improvement results in lower data transfer time from storage to compute cluster. The result is that seismic data reports are delivered quicker, customers are happier, and revenue comes sooner.

The same low-latency and high throughput features apply to other HPC applications, such as plasma physics simulations, life science modeling, and other clustered applications where huge reductions in compute run-times can be realized just by changing the network I/O.

It is well known in the HPC community that low-latency, high-bandwidth systems are critical to success. 1Gbit Ethernet has the mass-market appeal, and comprises a majority of HPC systems, but is not yet seen as a performance leader. I believe the new capabilities offered with 10Gbit: 10x higher data rate, and 5x lower latency will make it successful for HPC systems.

Buyer Beware! Not all 10Gbit server adapters provide very low-latency. Make sure you ask the vendor for the latency specs and any benchmarks they have performed to substantiate their low-latency claims.

About the Author

Tim Dales has over 25 years experience in product management and technical sales of hardware, software and services at BakBone Software, Incentra Solutions, MTI, Emulex, MAI Systems and AT&T. Tim runs IT Brand Pulse Labs which specializes in providing independent, third party testing and lab reports about Unified Networking products.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Google Launches New Machine Learning Journal

March 22, 2017

On Monday, Google announced plans to launch a new peer review journal and “ecosystem” Read more…

By John Russell

Swiss Researchers Peer Inside Chips with Improved X-Ray Imaging

March 22, 2017

Peering inside semiconductor chips using x-ray imaging isn’t new, but the technique hasn’t been especially good or easy to accomplish. Read more…

By John Russell

LANL Simulation Shows Massive Black Holes Break “Speed Limit”

March 21, 2017

A new computer simulation based on codes developed at Los Alamos National Laboratory is shedding light on how supermassive black holes could have formed in the early universe contrary to most prior models which impose a limit on how fast these massive ‘objects’ can form. Read more…

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

HPE Extreme Performance Solutions

HFT Firms Turn to Co-Location to Gain Competitive Advantage

High-frequency trading (HFT) is a high-speed, high-stakes world where every millisecond matters. Finding ways to execute trades faster than the competition translates directly to greater revenue for firms, brokerages, and exchanges. Read more…

Intel Ships Drives Based on 3-D XPoint Non-volatile Memory

March 20, 2017

Intel Corp. has begun shipping new storage drives based on its 3-D XPoint non-volatile memory technology as it targets data-driven workloads. Read more…

By George Leopold

Researchers Recreate ‘El Reno’ Tornado on Blue Waters Supercomputer

March 16, 2017

The United States experiences more tornadoes than any other country. About 1,200 tornadoes touch down each each year in the U.S. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

New Japanese Supercomputing Project Targets Exascale

March 14, 2017

Another Japanese supercomputing project was revealed this week, this one from emerging supercomputer maker, ExaScaler Inc., and Keio University. The partners are working on an original supercomputer design with exascale aspirations. Read more…

By Tiffany Trader

Nvidia Debuts HGX-1 for Cloud; Announces Fujitsu AI Deal

March 9, 2017

On Monday Nvidia announced a major deal with Fujitsu to help build an AI supercomputer for RIKEN using 24 DGX-1 servers. Read more…

By John Russell

HPC4Mfg Advances State-of-the-Art for American Manufacturing

March 9, 2017

Last Friday (March 3, 2017), the High Performance Computing for Manufacturing (HPC4Mfg) program held an industry engagement day workshop in San Diego, bringing together members of the US manufacturing community, national laboratories and universities to discuss the role of high-performance computing as an innovation engine for American manufacturing. Read more…

By Tiffany Trader

AMD Expands Exascale Vision at IEEE HPC Symposium

March 7, 2017

With the race towards exascale heating up – for example, the Exascale Computing Program PathForward awards are expected soon – AMD delivered more details of its exascale vision at last month’s 23rd IEEE Symposium on High Performance Computer Architecture. The chipmaker presented an “Exascale Node Architecture (ENA) as the primary building block for exascale machine” including descriptions of component, interconnect, and packaging strategy along with simulation benchmarks to bolster its case. Read more…

By John Russell

For IBM/OpenPOWER: Success in 2017 = (Volume) Sales

January 11, 2017

To a large degree IBM and the OpenPOWER Foundation have done what they said they would – assembling a substantial and growing ecosystem and bringing Power-based products to market, all in about three years. Read more…

By John Russell

TSUBAME3.0 Points to Future HPE Pascal-NVLink-OPA Server

February 17, 2017

Since our initial coverage of the TSUBAME3.0 supercomputer yesterday, more details have come to light on this innovative project. Of particular interest is a new board design for NVLink-equipped Pascal P100 GPUs that will create another entrant to the space currently occupied by Nvidia's DGX-1 system, IBM's "Minsky" platform and the Supermicro SuperServer (1028GQ-TXR). Read more…

By Tiffany Trader

Tokyo Tech’s TSUBAME3.0 Will Be First HPE-SGI Super

February 16, 2017

In a press event Friday afternoon local time in Japan, Tokyo Institute of Technology (Tokyo Tech) announced its plans for the TSUBAME3.0 supercomputer, which will be Japan’s “fastest AI supercomputer,” Read more…

By Tiffany Trader

IBM Wants to be “Red Hat” of Deep Learning

January 26, 2017

IBM today announced the addition of TensorFlow and Chainer deep learning frameworks to its PowerAI suite of deep learning tools, which already includes popular offerings such as Caffe, Theano, and Torch. Read more…

By John Russell

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Enlisting Deep Learning in the War on Cancer

December 7, 2016

Sometime in Q2 2017 the first ‘results’ of the Joint Design of Advanced Computing Solutions for Cancer (JDACS4C) will become publicly available according to Rick Stevens. He leads one of three JDACS4C pilot projects pressing deep learning (DL) into service in the War on Cancer. Read more…

By John Russell

Is Liquid Cooling Ready to Go Mainstream?

February 13, 2017

Lost in the frenzy of SC16 was a substantial rise in the number of vendors showing server oriented liquid cooling technologies. Three decades ago liquid cooling was pretty much the exclusive realm of the Cray-2 and IBM mainframe class products. That’s changing. We are now seeing an emergence of x86 class server products with exotic plumbing technology ranging from Direct-to-Chip to servers and storage completely immersed in a dielectric fluid. Read more…

By Steve Campbell

BioTeam’s Berman Charts 2017 HPC Trends in Life Sciences

January 4, 2017

Twenty years ago high performance computing was nearly absent from life sciences. Today it’s used throughout life sciences and biomedical research. Genomics and the data deluge from modern lab instruments are the main drivers, but so is the longer-term desire to perform predictive simulation in support of Precision Medicine (PM). There’s even a specialized life sciences supercomputer, ‘Anton’ from D.E. Shaw Research, and the Pittsburgh Supercomputing Center is standing up its second Anton 2 and actively soliciting project proposals. There’s a lot going on. Read more…

By John Russell

Leading Solution Providers

HPC Startup Advances Auto-Parallelization’s Promise

January 23, 2017

The shift from single core to multicore hardware has made finding parallelism in codes more important than ever, but that hasn’t made the task of parallel programming any easier. Read more…

By Tiffany Trader

HPC Technique Propels Deep Learning at Scale

February 21, 2017

Researchers from Baidu’s Silicon Valley AI Lab (SVAIL) have adapted a well-known HPC communication technique to boost the speed and scale of their neural network training and now they are sharing their implementation with the larger deep learning community. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

IDG to Be Bought by Chinese Investors; IDC to Spin Out HPC Group

January 19, 2017

US-based publishing and investment firm International Data Group, Inc. (IDG) will be acquired by a pair of Chinese investors, China Oceanwide Holdings Group Co., Ltd. Read more…

By Tiffany Trader

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the campaign. Read more…

By John Russell

Intel and Trump Announce $7B for Fab 42 Targeting 7nm

February 8, 2017

In what may be an attempt by President Trump to reset his turbulent relationship with the high tech industry, he and Intel CEO Brian Krzanich today announced plans to invest more than $7 billion to complete Fab 42. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This