Is 10 Gigabit Ethernet Ready for HPC?

By Tim Dales

November 18, 2010

Despite the still-modest showing of 10 Gigabit Ethernet (10GbE) technology in high performance computing deployments, vendors at SC10 were showcasing a wide array of performance-laden Ethernet products. In addition to stalwart HPC network vendors like Arista, BLADE Network Technologies (now part of IBM), Myricom, Voltaire and Mellanox, plying their 10GbE wares in the exhibition hall, we also saw Cisco, Brocade, Fulcrum, Solarflare, and ADVA Optical Networking trying to woo the HPC faithful.

IT Brand Pulse Labs analyst Tim Dales takes a look at the prospects for 10GbE in high performance computing, the migration pattern from GbE to 10GbE, and some application areas that seem especially suitable for the technology.

There are two key elements in 10 Gigabit Ethernet that will help drive increased adoption in the high performance computing (HPC) market: throughput (Mbps) and low-latency. Until now the networking I/O provided for HPC has been dominated by 1 Gigabit Ethernet (GbE) and InfiniBand. According to the HPC Advisory Council, in 2009 the HPC market interconnect breakdown was 43 percent GbE, 40 percent InfiniBand and 17 percent other. However, this is all about to change as 10GbE, low-latency adapters emerge in the market and become proven in HPC applications.

1Gbit to 10Gbit Migration

An enormous number of legacy HPC systems use 1Gbit today to access storage (NFS) and for inter-processor communication (IPC) between nodes. Upgrades to 10Gbit in HPC implementations can net 10x throughput improvements with a small investment in adapters and switches. B simply upgrading the network I/O, a large compute job in an HPC cluster would take a fraction of the time to complete and system managers can get more work done in less time. The question for existing HPC systems managers is whether the investment in improved network I/O will yield the necessary return to justify the upgrade. Currently, the price delta between 1Gbit and 10Gbit sever adapters is 4x for 10x of throughput improvement, which results in a lower 10Gbit normalized price.

As new HPC projects are funded and launched in the private and public sectors, designers will take a hard look at 10Gbit due to its cross-market appeal and improved performance but need to be convinced that the second element, low-latency capability, is available.

10Gbit Low-Latency Ethernet Applications

The brightest spot in 10Gbit low-latency applications is financial services and a subset called High Frequency Trading (HFT). HFT is a multi-billion dollar business niche that relies on low-latency market feeds from stock exchanges, a cluster of high-powered processors to run proprietary algorithms on the data, and another low-latency TCP connection back to the market to execute split-second trades. The trading firm that gets their trades in first…wins! With millions of dollars riding on daily trades with lightning fast executions you can see how low-latency 10Gbit is a necessity for this business model.

For clarification, low-latency Ethernet is described by a ½ round trip time (RTT) and is the length of time it takes for a signal to be transmitted plus the length of time it takes for the acknowledgment of that signal to be received. That sum is divided by 2 for the average one-way point-to-point latency. For Ethernet this is measured in microseconds (usec.) To give you a reference point, current 1Gbit Ethernet has a typical latency of approximately 20 usec. In the HFT application mentioned, latency was 4-5 usec, a number that I believe will prove acceptable in many HPC applications.

Consider that 10Gbit low-latency (4-5 usec.) financial application we just spoke of and see how it can be applied on a broader sense to HPC applications that have different characteristics, but can still benefit from increased throughput and low latency. For example, a seismic data processor will acquire terabytes of seismic data from the earth, transfer the data to a multi-node cluster and process the data. With 10Gbit low-latency Ethernet in the cluster, the IPC latency between compute nodes in the cluster is reduced which reduces the compute-time for seismic data processing jobs, that could be on the order of hours or even days of time savings. In addition, the 10x throughput improvement results in lower data transfer time from storage to compute cluster. The result is that seismic data reports are delivered quicker, customers are happier, and revenue comes sooner.

The same low-latency and high throughput features apply to other HPC applications, such as plasma physics simulations, life science modeling, and other clustered applications where huge reductions in compute run-times can be realized just by changing the network I/O.

It is well known in the HPC community that low-latency, high-bandwidth systems are critical to success. 1Gbit Ethernet has the mass-market appeal, and comprises a majority of HPC systems, but is not yet seen as a performance leader. I believe the new capabilities offered with 10Gbit: 10x higher data rate, and 5x lower latency will make it successful for HPC systems.

Buyer Beware! Not all 10Gbit server adapters provide very low-latency. Make sure you ask the vendor for the latency specs and any benchmarks they have performed to substantiate their low-latency claims.

About the Author

Tim Dales has over 25 years experience in product management and technical sales of hardware, software and services at BakBone Software, Incentra Solutions, MTI, Emulex, MAI Systems and AT&T. Tim runs IT Brand Pulse Labs which specializes in providing independent, third party testing and lab reports about Unified Networking products.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

NSF Awards $11M to SDSC, MIT and Univ. of Oregon to Secure the Internet

October 14, 2021

From a security standpoint, the internet is a problem. The infrastructure developed decades ago has cracked, leaked and been patched up innumerable times, leaving vulnerabilities that are difficult to address due to cost Read more…

SC21 Announces Science and Beyond Plenary: the Intersection of Ethics and HPC

October 13, 2021

The Intersection of Ethics and HPC will be the guiding topic of SC21's Science & Beyond plenary, inspired by the event tagline of the same name. The evening event will be moderated by Daniel Reed with panelists Crist Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

AWS Solution Channel

Cost optimizing Ansys LS-Dyna on AWS

Organizations migrate their high performance computing (HPC) workloads from on-premises infrastructure to Amazon Web Services (AWS) for advantages such as high availability, elastic capacity, latest processors, storage, and networking technologies; Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a province in Pavia, Italy), and delivered “as-a-service” via H Read more…

Intel Reorgs HPC Group, Creates Two ‘Super Compute’ Groups

October 15, 2021

Following on changes made in June that moved Intel’s HPC unit out of the Data Platform Group and into the newly created Accelerated Computing Systems and Graphics (AXG) business unit, led by Raja Koduri, Intel is making further updates to the HPC group and announcing... Read more…

Royalty-free stock illustration ID: 1938746143

MosaicML, Led by Naveen Rao, Comes Out of Stealth Aiming to Ease Model Training

October 15, 2021

With more and more enterprises turning to AI for a myriad of tasks, companies quickly find out that training AI models is expensive, difficult and time-consuming. Finding a new approach to deal with those cascading challenges is the aim of a new startup, MosaicML, that just came out of stealth... Read more…

Quantum Workforce – NSTC Report Highlights Need for International Talent

October 13, 2021

Attracting and training the needed quantum workforce to fuel the ongoing quantum information sciences (QIS) revolution is a hot topic these days. Last week, the U.S. National Science and Technology Council issued a report – The Role of International Talent in Quantum Information Science... Read more…

Eni Returns to HPE for ‘HPC4’ Refresh via GreenLake

October 13, 2021

Italian energy company Eni is upgrading its HPC4 system with new gear from HPE that will be installed in Eni’s Green Data Center in Ferrera Erbognone (a provi Read more…

The Blueprint for the National Strategic Computing Reserve

October 12, 2021

Over the last year, the HPC community has been buzzing with the possibility of a National Strategic Computing Reserve (NSCR). An in-utero brainchild of the COVID-19 High-Performance Computing Consortium, an NSCR would serve as a Merchant Marine for urgent computing... Read more…

UCLA Researchers Report Largest Chiplet Design and Early Prototyping

October 12, 2021

What’s the best path forward for large-scale chip/system integration? Good question. Cerebras has set a high bar with its wafer scale engine 2 (WSE-2); it has 2.6 trillion transistors, including 850,000 cores, and was fabricated using TSMC’s 7nm process on a roughly 8” x 8” silicon footprint. Read more…

What’s Next for EuroHPC: an Interview with EuroHPC Exec. Dir. Anders Dam Jensen

October 7, 2021

One year after taking the post as executive director of the EuroHPC JU, Anders Dam Jensen reviews the project's accomplishments and details what's ahead as EuroHPC's operating period has now been extended out to the year 2027. Read more…

University of Bath Unveils Janus, an Azure-Based Cloud HPC Environment

October 6, 2021

The University of Bath is upgrading its HPC infrastructure, which it says “supports a growing and wide range of research activities across the University.” Read more…

Ahead of ‘Dojo,’ Tesla Reveals Its Massive Precursor Supercomputer

June 22, 2021

In spring 2019, Tesla made cryptic reference to a project called Dojo, a “super-powerful training computer” for video data processing. Then, in summer 2020, Tesla CEO Elon Musk tweeted: “Tesla is developing a [neural network] training computer... Read more…

Enter Dojo: Tesla Reveals Design for Modular Supercomputer & D1 Chip

August 20, 2021

Two months ago, Tesla revealed a massive GPU cluster that it said was “roughly the number five supercomputer in the world,” and which was just a precursor to Tesla’s real supercomputing moonshot: the long-rumored, little-detailed Dojo system. Read more…

Esperanto, Silicon in Hand, Champions the Efficiency of Its 1,092-Core RISC-V Chip

August 27, 2021

Esperanto Technologies made waves last December when it announced ET-SoC-1, a new RISC-V-based chip aimed at machine learning that packed nearly 1,100 cores onto a package small enough to fit six times over on a single PCIe card. Now, Esperanto is back, silicon in-hand and taking aim... Read more…

CentOS Replacement Rocky Linux Is Now in GA and Under Independent Control

June 21, 2021

The Rocky Enterprise Software Foundation (RESF) is announcing the general availability of Rocky Linux, release 8.4, designed as a drop-in replacement for the soon-to-be discontinued CentOS. The GA release is launching six-and-a-half months... Read more…

US Closes in on Exascale: Frontier Installation Is Underway

September 29, 2021

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, held by Zoom this week (Sept. 29-30), it was revealed that the Frontier supercomputer is currently being installed at Oak Ridge National Laboratory in Oak Ridge, Tenn. The staff at the Oak Ridge Leadership... Read more…

Intel Completes LLVM Adoption; Will End Updates to Classic C/C++ Compilers in Future

August 10, 2021

Intel reported in a blog this week that its adoption of the open source LLVM architecture for Intel’s C/C++ compiler is complete. The transition is part of In Read more…

Hot Chips: Here Come the DPUs and IPUs from Arm, Nvidia and Intel

August 25, 2021

The emergence of data processing units (DPU) and infrastructure processing units (IPU) as potentially important pieces in cloud and datacenter architectures was Read more…

AMD-Xilinx Deal Gains UK, EU Approvals — China’s Decision Still Pending

July 1, 2021

AMD’s planned acquisition of FPGA maker Xilinx is now in the hands of Chinese regulators after needed antitrust approvals for the $35 billion deal were receiv Read more…

Leading Solution Providers

Contributors

HPE Wins $2B GreenLake HPC-as-a-Service Deal with NSA

September 1, 2021

In the heated, oft-contentious, government IT space, HPE has won a massive $2 billion contract to provide HPC and AI services to the United States’ National Security Agency (NSA). Following on the heels of the now-canceled $10 billion JEDI contract (reissued as JWCC) and a $10 billion... Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Quantum Roundup: IBM, Rigetti, Phasecraft, Oxford QC, China, and More

July 13, 2021

IBM yesterday announced a proof for a quantum ML algorithm. A week ago, it unveiled a new topology for its quantum processors. Last Friday, the Technical Univer Read more…

The Latest MLPerf Inference Results: Nvidia GPUs Hold Sway but Here Come CPUs and Intel

September 22, 2021

The latest round of MLPerf inference benchmark (v 1.1) results was released today and Nvidia again dominated, sweeping the top spots in the closed (apples-to-ap Read more…

Frontier to Meet 20MW Exascale Power Target Set by DARPA in 2008

July 14, 2021

After more than a decade of planning, the United States’ first exascale computer, Frontier, is set to arrive at Oak Ridge National Laboratory (ORNL) later this year. Crossing this “1,000x” horizon required overcoming four major challenges: power demand, reliability, extreme parallelism and data movement. Read more…

Intel Unveils New Node Names; Sapphire Rapids Is Now an ‘Intel 7’ CPU

July 27, 2021

What's a preeminent chip company to do when its process node technology lags the competition by (roughly) one generation, but outmoded naming conventions make i Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire