Is 10 Gigabit Ethernet Ready for HPC?

By Tim Dales

November 18, 2010

Despite the still-modest showing of 10 Gigabit Ethernet (10GbE) technology in high performance computing deployments, vendors at SC10 were showcasing a wide array of performance-laden Ethernet products. In addition to stalwart HPC network vendors like Arista, BLADE Network Technologies (now part of IBM), Myricom, Voltaire and Mellanox, plying their 10GbE wares in the exhibition hall, we also saw Cisco, Brocade, Fulcrum, Solarflare, and ADVA Optical Networking trying to woo the HPC faithful.

IT Brand Pulse Labs analyst Tim Dales takes a look at the prospects for 10GbE in high performance computing, the migration pattern from GbE to 10GbE, and some application areas that seem especially suitable for the technology.

There are two key elements in 10 Gigabit Ethernet that will help drive increased adoption in the high performance computing (HPC) market: throughput (Mbps) and low-latency. Until now the networking I/O provided for HPC has been dominated by 1 Gigabit Ethernet (GbE) and InfiniBand. According to the HPC Advisory Council, in 2009 the HPC market interconnect breakdown was 43 percent GbE, 40 percent InfiniBand and 17 percent other. However, this is all about to change as 10GbE, low-latency adapters emerge in the market and become proven in HPC applications.

1Gbit to 10Gbit Migration

An enormous number of legacy HPC systems use 1Gbit today to access storage (NFS) and for inter-processor communication (IPC) between nodes. Upgrades to 10Gbit in HPC implementations can net 10x throughput improvements with a small investment in adapters and switches. B simply upgrading the network I/O, a large compute job in an HPC cluster would take a fraction of the time to complete and system managers can get more work done in less time. The question for existing HPC systems managers is whether the investment in improved network I/O will yield the necessary return to justify the upgrade. Currently, the price delta between 1Gbit and 10Gbit sever adapters is 4x for 10x of throughput improvement, which results in a lower 10Gbit normalized price.

As new HPC projects are funded and launched in the private and public sectors, designers will take a hard look at 10Gbit due to its cross-market appeal and improved performance but need to be convinced that the second element, low-latency capability, is available.

10Gbit Low-Latency Ethernet Applications

The brightest spot in 10Gbit low-latency applications is financial services and a subset called High Frequency Trading (HFT). HFT is a multi-billion dollar business niche that relies on low-latency market feeds from stock exchanges, a cluster of high-powered processors to run proprietary algorithms on the data, and another low-latency TCP connection back to the market to execute split-second trades. The trading firm that gets their trades in first…wins! With millions of dollars riding on daily trades with lightning fast executions you can see how low-latency 10Gbit is a necessity for this business model.

For clarification, low-latency Ethernet is described by a ½ round trip time (RTT) and is the length of time it takes for a signal to be transmitted plus the length of time it takes for the acknowledgment of that signal to be received. That sum is divided by 2 for the average one-way point-to-point latency. For Ethernet this is measured in microseconds (usec.) To give you a reference point, current 1Gbit Ethernet has a typical latency of approximately 20 usec. In the HFT application mentioned, latency was 4-5 usec, a number that I believe will prove acceptable in many HPC applications.

Consider that 10Gbit low-latency (4-5 usec.) financial application we just spoke of and see how it can be applied on a broader sense to HPC applications that have different characteristics, but can still benefit from increased throughput and low latency. For example, a seismic data processor will acquire terabytes of seismic data from the earth, transfer the data to a multi-node cluster and process the data. With 10Gbit low-latency Ethernet in the cluster, the IPC latency between compute nodes in the cluster is reduced which reduces the compute-time for seismic data processing jobs, that could be on the order of hours or even days of time savings. In addition, the 10x throughput improvement results in lower data transfer time from storage to compute cluster. The result is that seismic data reports are delivered quicker, customers are happier, and revenue comes sooner.

The same low-latency and high throughput features apply to other HPC applications, such as plasma physics simulations, life science modeling, and other clustered applications where huge reductions in compute run-times can be realized just by changing the network I/O.

It is well known in the HPC community that low-latency, high-bandwidth systems are critical to success. 1Gbit Ethernet has the mass-market appeal, and comprises a majority of HPC systems, but is not yet seen as a performance leader. I believe the new capabilities offered with 10Gbit: 10x higher data rate, and 5x lower latency will make it successful for HPC systems.

Buyer Beware! Not all 10Gbit server adapters provide very low-latency. Make sure you ask the vendor for the latency specs and any benchmarks they have performed to substantiate their low-latency claims.

About the Author

Tim Dales has over 25 years experience in product management and technical sales of hardware, software and services at BakBone Software, Incentra Solutions, MTI, Emulex, MAI Systems and AT&T. Tim runs IT Brand Pulse Labs which specializes in providing independent, third party testing and lab reports about Unified Networking products.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This