Swiss Researchers Propose ‘GreenIT’ Methodology for HPC

By Nicole Hemsoth

November 19, 2010

The latest Green500 list announced this week at SC10 is once again shining the spotlight on the energy efficiency of the world’s top supercomputers. But the path to more efficient high performance computing goes beyond this simple benchmark-based approach. Ralf Gruber and Vincent Keller, both from École Polytechnique Fédérale de Lausanne (EPFL), describe a holistic approach to more energy-efficient HPC operations in their book, [email protected] HPCwire contributor Steve Conway interviewed the Swiss duo about their ideas, including a new benchmark.

HPCwire: Why did you write a book on “green” high performance computing methods?

Ralf Gruber: There was no theory on how to couple application needs to hardware offers. In the book, we try to set up a theory by defining parameters to characterize resources and applications. This parameterization is then used to develop models to predict if a computer architecture is well suited for an application or not. These models can also be used to detect poor application implementations, to redesign computer architectures, to detect resources that should be switched off, to run on the same resource two or more complementary applications that optimally use the different parts, or to simply recognize the best-suited machine for a given application.

Vincent Keller: Finally, we used these models to interact with the DVS-able processors in order to tune the frequency of the processor. Measurements on a Nehalem already show overall energy reductions of up to 30 percent for main memory access-dominated applications.

HPCwire: You make recommendations in several areas. What are your application-oriented recommendations?

Gruber: Together with an efficient monitoring, the parameterization of the applications leads to models that are used to understand how well an application runs on different computers. The models — for instance the one on the complexity — also help to detect an unexpected behavior that can then be corrected.

Keller: We also make a recommendation to the vendors and the main HPC actors to create a new application-oriented REAL500 list, based on the observation that the current TOP500 list is largely used for marketing purposes and does not reflect the real applications anymore. At a certain point, it is counter-productive for making better usage of large-scale architectures.

HPCwire: How about your recommendations for system software?

Keller: System software should be able to easily measure the behavior of an application. Also, it should then be possible to act on the hardware parts during execution, such as switching off unused cores, reducing resource frequencies, or disabling unused main memory.

HPCwire: Sum up your recommendations for reducing energy use.

Keller: Energy reduction can be achieved through improving the efficiency of the application, through frequency reductions — four times more resources running at four times smaller frequency consume four times less energy — and by switching off unused parts, or by choosing a better-suited computer for the application to run on.

HPCwire: You mention that the TOP500 list and the derivative Green500 list are based on the narrow High Performance Linpack benchmark. What do you propose as an alternative to better measure energy efficiency?

Gruber: The parameterization and the models described in the book enable people to predict the behavior of an application on a different hardware platform, if one knows some timings of a few characteristic test applications. Thus, it would be perfect to perform measurements of processor, main memory, and network test cases for which the application-oriented parameters are exactly known.

Keller: Typical test cases are applications such as matrix*matrix-dominated, HPL-like codes, matrix*vector-dominated codes that are iteratively solved, Poisson problems described by sparse matrices, multicast communications dominated CP2K codes, and point-to-point-dominated, SpecuLOOS codes. Then, it would be possible to predict the behavior of your own application on the new hardware.

Keller: As a consequence, the new REAL500 classification would not be based on a single value, as is the case with today’s TOP500, but on several metrics, including pure CPU performance, the ratio of CPU performance to memory bandwidth, multicast communication performance, point-to-point communication performance, and network latency. At this point, knowing the applications ecosystem, it is possible to choose the right machine, or a set of the right machines to fit to the application component needs and achieve the greenest, most performant results.

HPCwire: Worldwide studies by IDC and Avetec showed that 69 percent of HPC datacenters do not actively measure energy efficiency today, and 80 percent have no strong mandate to improve energy efficiency. What will change this situation?

Keller: As a first comment, if 69 percent of the centers do not measure the energy, it is understandable that 80 percent of them have no mandate to improve energy efficiency. By providing them the right tools to show that it is possible to reduce the energy bill for hardware and cooling with no loss of computational performance, we are convinced that their financial departments will consider the question as important and act. The situation is already on a wind of change. It is not uncommon to see a datacenter that would like to extend its computing capacity but cannot because of a power supply limitation. The demand in computing power increases, but energy consumption should not.

HPCwire: John Gustafson of Intel Labs says that by 2018, we’ll have an exaflop computer and the memory bandwidth will consume half of the power. How important is it to create new strategies to minimize data movement?

Gruber: Main memory is already the big issue now. When we reduce the frequency of the processor during execution, for instance on a Nehalem, the main memory consumes most of the energy, and this happens not only in 2018. The major problem is the small parallelism in data access. We should highly increase access parallelism by increasing the number of memory banks as in the old vector machines, and by increasing the bit stream. Then, it will be possible to decrease the frequency and the energy consumption.

HPCwire: Is cloud computing more or less energy-efficient than in-house computing?

Keller: Cloud computing is a buzzword. It is little more than grid computing plus a business model, and the latest strategy of scientists to raise funding for academic research. Grid computing was a big dream and a big failure. Why? Because the question of “who pays?” was never taken into account.

Cloud computing is different in that sense. A provider gives a certain quality of service: “I will provide you 1 gigaflops with a memory bandwidth of 1 GB/second for $1/hour.” Thanks to virtualization, the cloud computing providers, such as Amazon, Salesforce or Google, can offer computing power to their customers at a lower price, with multiple customers on the same hardware. We’ve known since the mainframe era that shared resources are cheaper and more energy-efficient than distributed resources that are left idle part of the time. In that specific sense of re-implementing old concepts, cloud computing could be more energy-efficient than in-house computing.

Last but not least, the data transfer from the customer to the provider and back is not taken into account in the final bill. It is more or less like living in Geneva: Swiss people know that food is less expensive in France than in Switzerland, but they have to take into account the round trip. How much food would make it less expensive, with the transport costs included, to buy in France rather than in Switzerland?

HPCwire: What tips do you have for choosing a new supercomputer that will use energy wisely?

Keller: In a recent publication [1], we propose a GPU-based supercomputer that uses only a few cores, with the others switched off, and runs these at a four times lower frequency, This would reduce energy consumption by a factor of 16. To compensate for the performance reduction, four times more units must then be purchased. Together with the fact that the amount of main memory per processor can be reduced by a factor of four, the overall energy consumption can be estimated to drop by an overall factor of nine, and this by simply downgrading the resources.

Gruber: We also realized that the overall costs over four years could be cheaper for the downgraded hardware. In addition, decreasing the temperature by about 30° C increases the MTBF by a factor of 8. This is another important issue for exaflop machines. We were told that multiplying the number of functional units by four is unacceptable. We believe that running with one million of cores or with four million of cores is not an issue, but consuming nine times less energy, and increasing MTBF by eight are very important issues. The question we have to ask the hardware companies is clear: Will they agree to downgrade their computers to increase energy efficiency?

[1] Keller, V. and Gruber R. One Joule per GFlop for BLAS2 Now!, ICNAAM 2010 proceedings, pp. 1321-1324, ISBN: 978-0-7354-0834-0

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hyperion: HPC Server Market Ekes 1 Percent Gain in 2020, Storage Poised for ‘Tipping Point’

May 12, 2021

The HPC User Forum meeting taking place virtually this week (May 11-13) kicked off with Hyperion Research’s market update, covering the 2020 period. Although the HPC server market had been facing a 6.7 percent COVID-re Read more…

Finland’s CSC Chronicles the COVID Research Performed on Its ‘Puhti’ Supercomputer

May 11, 2021

CSC, Finland’s IT Center for Science, is home to a variety of computing resources, including the 1.7 petaflops Puhti supercomputer. The 682-node, Intel Cascade Lake-powered system, which places about halfway down the T Read more…

IBM Debuts Qiskit Runtime for Quantum Computing; Reports Dramatic Speed-up

May 11, 2021

In conjunction with its virtual Think event, IBM today introduced an enhanced Qiskit Runtime Software for quantum computing, which it says demonstrated 120x speedup in simulating molecules. Qiskit is IBM’s quantum soft Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base clock of 2.0GHz – implemented in HPE's single-socket ProLian Read more…

Supercomputer Research Tracks the Loss of the World’s Glaciers

May 7, 2021

British Columbia – which is over twice the size of California – contains around 17,000 glaciers that cover three percent of its landmass. These glaciers are crucial for the Canadian province, which relies on its many Read more…

AWS Solution Channel

FLYING WHALES runs CFD workloads 15 times faster on AWS

FLYING WHALES is a French startup that is developing a 60-ton payload cargo airship for the heavy lift and outsize cargo market. The project was born out of France’s ambition to provide efficient, environmentally friendly transportation for collecting wood in remote areas. Read more…

Meet Dell’s Pete Manca, an HPCwire Person to Watch in 2021

May 7, 2021

Pete Manca heads up Dell's newly formed HPC and AI leadership group. As senior vice president of the integrated solutions engineering team, he is focused on custom design, technology alliances, high-performance computing Read more…

Hyperion: HPC Server Market Ekes 1 Percent Gain in 2020, Storage Poised for ‘Tipping Point’

May 12, 2021

The HPC User Forum meeting taking place virtually this week (May 11-13) kicked off with Hyperion Research’s market update, covering the 2020 period. Although Read more…

IBM Debuts Qiskit Runtime for Quantum Computing; Reports Dramatic Speed-up

May 11, 2021

In conjunction with its virtual Think event, IBM today introduced an enhanced Qiskit Runtime Software for quantum computing, which it says demonstrated 120x spe Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base cl Read more…

Fast Pass Through (Some of) the Quantum Landscape with ORNL’s Raphael Pooser

May 7, 2021

In a rather remarkable way, and despite the frequent hype, the behind-the-scenes work of developing quantum computing has dramatically accelerated in the past f Read more…

IBM Research Debuts 2nm Test Chip with 50 Billion Transistors

May 6, 2021

IBM Research today announced the successful prototyping of the world's first 2 nanometer chip, fabricated with silicon nanosheet technology on a standard 300mm Read more…

LRZ Announces New Phase of SuperMUC-NG Supercomputer with Intel’s ‘Ponte Vecchio’ GPU

May 5, 2021

At the Leibniz Supercomputing Centre (LRZ) in München, Germany – one of the constituent centers of the Gauss Centre for Supercomputing (GCS) – the SuperMUC Read more…

Crystal Ball Gazing at Nvidia: R&D Chief Bill Dally Talks Targets and Approach

May 4, 2021

There’s no quibbling with Nvidia’s success. Entrenched atop the GPU market, Nvidia has ridden its own inventiveness and growing demand for accelerated computing to meet the needs of HPC and AI. Recently it embarked on an ambitious expansion by acquiring Mellanox (interconnect)... Read more…

Intel Invests $3.5 Billion in New Mexico Fab to Focus on Foveros Packaging Technology

May 3, 2021

Intel announced it is investing $3.5 billion in its Rio Rancho, New Mexico, facility to support its advanced 3D manufacturing and packaging technology, Foveros. Read more…

Julia Update: Adoption Keeps Climbing; Is It a Python Challenger?

January 13, 2021

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from I Read more…

AMD Chipmaker TSMC to Use AMD Chips for Chipmaking

May 8, 2021

TSMC has tapped AMD to support its major manufacturing and R&D workloads. AMD will provide its Epyc Rome 7702P CPUs – with 64 cores operating at a base cl Read more…

Intel Launches 10nm ‘Ice Lake’ Datacenter CPU with Up to 40 Cores

April 6, 2021

The wait is over. Today Intel officially launched its 10nm datacenter CPU, the third-generation Intel Xeon Scalable processor, codenamed Ice Lake. With up to 40 Read more…

CERN Is Betting Big on Exascale

April 1, 2021

The European Organization for Nuclear Research (CERN) involves 23 countries, 15,000 researchers, billions of dollars a year, and the biggest machine in the worl Read more…

HPE Launches Storage Line Loaded with IBM’s Spectrum Scale File System

April 6, 2021

HPE today launched a new family of storage solutions bundled with IBM’s Spectrum Scale Erasure Code Edition parallel file system (description below) and featu Read more…

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

Saudi Aramco Unveils Dammam 7, Its New Top Ten Supercomputer

January 21, 2021

By revenue, oil and gas giant Saudi Aramco is one of the largest companies in the world, and it has historically employed commensurate amounts of supercomputing Read more…

Quantum Computer Start-up IonQ Plans IPO via SPAC

March 8, 2021

IonQ, a Maryland-based quantum computing start-up working with ion trap technology, plans to go public via a Special Purpose Acquisition Company (SPAC) merger a Read more…

Leading Solution Providers


Can Deep Learning Replace Numerical Weather Prediction?

March 3, 2021

Numerical weather prediction (NWP) is a mainstay of supercomputing. Some of the first applications of the first supercomputers dealt with climate modeling, and Read more…

AMD Launches Epyc ‘Milan’ with 19 SKUs for HPC, Enterprise and Hyperscale

March 15, 2021

At a virtual launch event held today (Monday), AMD revealed its third-generation Epyc “Milan” CPU lineup: a set of 19 SKUs -- including the flagship 64-core, 280-watt 7763 part --  aimed at HPC, enterprise and cloud workloads. Notably, the third-gen Epyc Milan chips achieve 19 percent... Read more…

Livermore’s El Capitan Supercomputer to Debut HPE ‘Rabbit’ Near Node Local Storage

February 18, 2021

A near node local storage innovation called Rabbit factored heavily into Lawrence Livermore National Laboratory’s decision to select Cray’s proposal for its CORAL-2 machine, the lab’s first exascale-class supercomputer, El Capitan. Details of this new storage technology were revealed... Read more…

African Supercomputing Center Inaugurates ‘Toubkal,’ Most Powerful Supercomputer on the Continent

February 25, 2021

Historically, Africa hasn’t exactly been synonymous with supercomputing. There are only a handful of supercomputers on the continent, with few ranking on the Read more…

GTC21: Nvidia Launches cuQuantum; Dips a Toe in Quantum Computing

April 13, 2021

Yesterday Nvidia officially dipped a toe into quantum computing with the launch of cuQuantum SDK, a development platform for simulating quantum circuits on GPU-accelerated systems. As Nvidia CEO Jensen Huang emphasized in his keynote, Nvidia doesn’t plan to build... Read more…

New Deep Learning Algorithm Solves Rubik’s Cube

July 25, 2018

Solving (and attempting to solve) Rubik’s Cube has delighted millions of puzzle lovers since 1974 when the cube was invented by Hungarian sculptor and archite Read more…

The History of Supercomputing vs. COVID-19

March 9, 2021

The COVID-19 pandemic poses a greater challenge to the high-performance computing community than any before. HPCwire's coverage of the supercomputing response t Read more…

HPE Names Justin Hotard New HPC Chief as Pete Ungaro Departs

March 2, 2021

HPE CEO Antonio Neri announced today (March 2, 2021) the appointment of Justin Hotard as general manager of HPC, mission critical solutions and labs, effective Read more…

  • arrow
  • Click Here for More Headlines
  • arrow