Swiss Researchers Propose ‘GreenIT’ Methodology for HPC

By Nicole Hemsoth

November 19, 2010

The latest Green500 list announced this week at SC10 is once again shining the spotlight on the energy efficiency of the world’s top supercomputers. But the path to more efficient high performance computing goes beyond this simple benchmark-based approach. Ralf Gruber and Vincent Keller, both from École Polytechnique Fédérale de Lausanne (EPFL), describe a holistic approach to more energy-efficient HPC operations in their book, HPC@GreenIT. HPCwire contributor Steve Conway interviewed the Swiss duo about their ideas, including a new benchmark.

HPCwire: Why did you write a book on “green” high performance computing methods?

Ralf Gruber: There was no theory on how to couple application needs to hardware offers. In the book, we try to set up a theory by defining parameters to characterize resources and applications. This parameterization is then used to develop models to predict if a computer architecture is well suited for an application or not. These models can also be used to detect poor application implementations, to redesign computer architectures, to detect resources that should be switched off, to run on the same resource two or more complementary applications that optimally use the different parts, or to simply recognize the best-suited machine for a given application.

Vincent Keller: Finally, we used these models to interact with the DVS-able processors in order to tune the frequency of the processor. Measurements on a Nehalem already show overall energy reductions of up to 30 percent for main memory access-dominated applications.

HPCwire: You make recommendations in several areas. What are your application-oriented recommendations?

Gruber: Together with an efficient monitoring, the parameterization of the applications leads to models that are used to understand how well an application runs on different computers. The models — for instance the one on the complexity — also help to detect an unexpected behavior that can then be corrected.

Keller: We also make a recommendation to the vendors and the main HPC actors to create a new application-oriented REAL500 list, based on the observation that the current TOP500 list is largely used for marketing purposes and does not reflect the real applications anymore. At a certain point, it is counter-productive for making better usage of large-scale architectures.

HPCwire: How about your recommendations for system software?

Keller: System software should be able to easily measure the behavior of an application. Also, it should then be possible to act on the hardware parts during execution, such as switching off unused cores, reducing resource frequencies, or disabling unused main memory.

HPCwire: Sum up your recommendations for reducing energy use.

Keller: Energy reduction can be achieved through improving the efficiency of the application, through frequency reductions — four times more resources running at four times smaller frequency consume four times less energy — and by switching off unused parts, or by choosing a better-suited computer for the application to run on.

HPCwire: You mention that the TOP500 list and the derivative Green500 list are based on the narrow High Performance Linpack benchmark. What do you propose as an alternative to better measure energy efficiency?

Gruber: The parameterization and the models described in the book enable people to predict the behavior of an application on a different hardware platform, if one knows some timings of a few characteristic test applications. Thus, it would be perfect to perform measurements of processor, main memory, and network test cases for which the application-oriented parameters are exactly known.

Keller: Typical test cases are applications such as matrix*matrix-dominated, HPL-like codes, matrix*vector-dominated codes that are iteratively solved, Poisson problems described by sparse matrices, multicast communications dominated CP2K codes, and point-to-point-dominated, SpecuLOOS codes. Then, it would be possible to predict the behavior of your own application on the new hardware.

Keller: As a consequence, the new REAL500 classification would not be based on a single value, as is the case with today’s TOP500, but on several metrics, including pure CPU performance, the ratio of CPU performance to memory bandwidth, multicast communication performance, point-to-point communication performance, and network latency. At this point, knowing the applications ecosystem, it is possible to choose the right machine, or a set of the right machines to fit to the application component needs and achieve the greenest, most performant results.

HPCwire: Worldwide studies by IDC and Avetec showed that 69 percent of HPC datacenters do not actively measure energy efficiency today, and 80 percent have no strong mandate to improve energy efficiency. What will change this situation?

Keller: As a first comment, if 69 percent of the centers do not measure the energy, it is understandable that 80 percent of them have no mandate to improve energy efficiency. By providing them the right tools to show that it is possible to reduce the energy bill for hardware and cooling with no loss of computational performance, we are convinced that their financial departments will consider the question as important and act. The situation is already on a wind of change. It is not uncommon to see a datacenter that would like to extend its computing capacity but cannot because of a power supply limitation. The demand in computing power increases, but energy consumption should not.

HPCwire: John Gustafson of Intel Labs says that by 2018, we’ll have an exaflop computer and the memory bandwidth will consume half of the power. How important is it to create new strategies to minimize data movement?

Gruber: Main memory is already the big issue now. When we reduce the frequency of the processor during execution, for instance on a Nehalem, the main memory consumes most of the energy, and this happens not only in 2018. The major problem is the small parallelism in data access. We should highly increase access parallelism by increasing the number of memory banks as in the old vector machines, and by increasing the bit stream. Then, it will be possible to decrease the frequency and the energy consumption.

HPCwire: Is cloud computing more or less energy-efficient than in-house computing?

Keller: Cloud computing is a buzzword. It is little more than grid computing plus a business model, and the latest strategy of scientists to raise funding for academic research. Grid computing was a big dream and a big failure. Why? Because the question of “who pays?” was never taken into account.

Cloud computing is different in that sense. A provider gives a certain quality of service: “I will provide you 1 gigaflops with a memory bandwidth of 1 GB/second for $1/hour.” Thanks to virtualization, the cloud computing providers, such as Amazon, Salesforce or Google, can offer computing power to their customers at a lower price, with multiple customers on the same hardware. We’ve known since the mainframe era that shared resources are cheaper and more energy-efficient than distributed resources that are left idle part of the time. In that specific sense of re-implementing old concepts, cloud computing could be more energy-efficient than in-house computing.

Last but not least, the data transfer from the customer to the provider and back is not taken into account in the final bill. It is more or less like living in Geneva: Swiss people know that food is less expensive in France than in Switzerland, but they have to take into account the round trip. How much food would make it less expensive, with the transport costs included, to buy in France rather than in Switzerland?

HPCwire: What tips do you have for choosing a new supercomputer that will use energy wisely?

Keller: In a recent publication [1], we propose a GPU-based supercomputer that uses only a few cores, with the others switched off, and runs these at a four times lower frequency, This would reduce energy consumption by a factor of 16. To compensate for the performance reduction, four times more units must then be purchased. Together with the fact that the amount of main memory per processor can be reduced by a factor of four, the overall energy consumption can be estimated to drop by an overall factor of nine, and this by simply downgrading the resources.

Gruber: We also realized that the overall costs over four years could be cheaper for the downgraded hardware. In addition, decreasing the temperature by about 30° C increases the MTBF by a factor of 8. This is another important issue for exaflop machines. We were told that multiplying the number of functional units by four is unacceptable. We believe that running with one million of cores or with four million of cores is not an issue, but consuming nine times less energy, and increasing MTBF by eight are very important issues. The question we have to ask the hardware companies is clear: Will they agree to downgrade their computers to increase energy efficiency?

[1] Keller, V. and Gruber R. One Joule per GFlop for BLAS2 Now!, ICNAAM 2010 proceedings, pp. 1321-1324, ISBN: 978-0-7354-0834-0

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This