Exotics at SC10

By Michael Feldman

November 24, 2010

Before general-purpose GPUs broke onto the supercomputing scene a few years ago, HPC was nearly a monoculture, processor-wise. According to the latest IDC numbers, x86 CPUs own about three-quarters of the market by revenue share. But the annual Supercomputing Conference always manages to showcase a number of exotic machines based on more esoteric parts, and this year’s event in New Orleans was no exception.

IBM’s Blue Gene/Q

First up is IBM’s Blue Gene/Q, the company’s next-generation architecture in the Blue Gene lineage. If you happened by the IBM booth at the conference, you could get a look at the compute and the I/O boards that will go into the upcoming BG machinery. The compute box has 32 nodes inside, with each node containing 16 PowerPC cores and each core able to manage four threads simultaneously. With 16 GB per node, IBM has managed to maintain a core:GB ratio of 1:1.

All of this adds up to a lot of flopping horsepower. According to IBM Deep Computing VP Dave Turek, just four BG/Q racks will deliver a petaflop (sustained) of performance. And true to the Blue Gene lineage, it does so with minimal power. A prototype BG/Q system topped the latest Green500 list announced at SC10 last week, with a figure of 1,684.2 megaflops per watt. That beat out even the power-sipping TSUBAME 2.0 super at Tokyo Tech, which derives most of its computational muscle from energy-efficient NVIDIA Fermi GPUs.

The first Q — at least the first big one — will be installed in 2011 at Lawrence Livermore National Laboratory. That system, known as Sequoia, is intended to be THE big production machine for the NNSA’s weapon simulation codes maintained under the Advanced Simulation and Computing (ASC) Program. Sequoia is slated to be a 20-petaflop system when it boots up next year.

Fujitsu’s K Supercomputer

Also on display at SC10 was Fujitsu’s Sparc64 VIIIfx CPU. The processor will be the basis for Kei Soku Keisanki, aka the “K computer.” That machine will be the culmination of Japan’s Next-Generation Supercomputing Project and is expected to deliver 10 petaflops for its main customer, RIKEN (Japan’s Institute of Physical and Chemical Research). Originally scheduled to come online in 2010, the pullout of NEC and Hitachi last year pushed the timeline out significantly. Full deployment is now scheduled to complete in 2012.

The Sparc64 VIIIfx processor itself is an 8-core scalar CPU that can deliver 128 peak gigaflops. Energy efficiency appears to be quite respectable. A cut-down K computer system at RIKEN was ranked number four on the latest Green500 list at 828.67 megaflops per watt (or about half that of the BG/Q prototype). Keep in mind, the original K machine was supposed to contain vector hardware as well, but when NEC and Hitachi bailed, the scalar CPUs from Fujitsu were forced to carry the entire computational load. The current design puts 80,000 Sparc64 VIIIfx chips into the 10-petaflop machine.

Tilera’s Manycore Processors

For a company that immodestly claims on its website that it “has solved the multi-processor scalability problem,” one would expect the supercomputing crowd to take notice. And it has. Tilera, makers of manycore microprocessors, has managed to attract both SGI and DARPA for HPC duty.

The 64-core Tilera processor will be an option on SGI’s Prism XL supercomputer (the offspring of Project Mojo), the company’s new accelerator-centric platform unveiled at SC10. Although most Prisms will likely be outfitted with GPGPU, SGI determined that the power-sipping Tilera silicon would be a great fit for HPC-style workloads that mainly need integer acceleration — apps like encryption, image and signal processing; network packet inspection, Web/content delivery, and media format conversion. Whether this particular configuration catches on or not remains to be seen, but you have to give SGI credit for going after market niches that other HPC vendors have largely ignored.

Tilera is also a player in DARPA’s Ubiquitous High Performance Computing (UHPC) program, where its manycore tiled processor technology garnered the company a place on one of the four initial teams. Anant Agarwal, Tilera co-founder and CTO (and EE/CS professor at MIT) pitched his UHPC team’s Project Angstrom at a Friday panel at SC10. In his presentation, Agarwal emphasized the performance per watt strength of the Tilera technology versus conventional CPUs. For example, to attain a targeted 50 mW (milliwatts) per core performance needed for UHPC machines, Tilera has only to modestly scale its current 200 mW per core designs. Agarwal proposes they can deliver that on 11nm technology with a 1,000-core 50 watt chip that delivers 5 teraflops. Conventional CPUs, he argues, are going to have to undergo a deeper architectural redesign, given that they currently consume around 10 watts per core.

Cray’s XMT

Cray’s XMT supercomputer has been around since 2007, but has always been overshadowed by the company’s mainstream XT and now XE lines. Outside the three-letter intelligence agencies and a few US DOE labs, the machine is not widely known. But Cray is apparently looking to expand its popularity. At SC10 this year, the XMT got some extra attention, appearing in the Disruptive Technologies exhibit and as the focus of its own BoF.

The XMT’s forte is scalable data analytics, and the architecture has been designed with this application set in mind. Encompassing Cray’s custom SeaStar2 interconnect and Threadstorm processors, the platform’s principle architectural feature is globally-addressable memory, which makes it possible to run shared memory applications on the machine. All Threadstorm chips can access each other’s memory (up to 8 GB per processor) making it feasible to build a system with as much as 64 terabytes of global RAM.

Unlike most shared memory machines, the XMT is built to support a lot of parallelism. Each Threadstorm CPU can manage 128 threads at a time. Combined with speedy access to random chunks of remote shared memory, the system is a much more efficient platform than a conventional distributed memory architecture for those applications that require processing of really big graph-oriented databases. This includes a lot of large-scale scientific data analysis as well as many non-technical informatics applications where the data is unstructured. Look for Cray to keep pushing this technology into this rapidly emerging space.

SeaMicro’s Atom-Based Server

Perhaps the most obscure exotic at SC10 was SeaMicro’s SM10000, an Intel Atom-based server that puts eight of the tiny processors onto a card, 512 in a 10U enclosure, and 2,048 in a rack. The Z530 processor being used is a single core, 1.6 GHz chip that has a max TDP of a mere 2 watts. The company’s pitch is that this setup requires just one-quarter of the power and space of conventional x86 servers without requiring any modifications to software. Atom is conveniently x86 compatible.

The downside is that it’s a pretty low-end set-up. Memory maxes out at 2 GB per card; network support is Ethernet only; and the single-core chip in the current version is 32-bit. That may be acceptable for low-precision throughput apps that need lots of parallelism but don’t require any sort of tight coupling or single-threaded performance. A 64-bit version with InfiniBand or low-latency 10GbE connectivity would be a much more interesting offering. But keep on eye on the Atom. It could be the dark horse in the race for energy-efficient x86 HPC.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Talk to Me: Nvidia Claims NLP Inference, Training Records

August 15, 2019

Nvidia says it’s achieved significant advances in conversation natural language processing (NLP) training and inference, enabling more complex, immediate-response interchanges between customers and chatbots. And the co Read more…

By Doug Black

Trump Administration and NIST Issue AI Standards Development Plan

August 14, 2019

Efforts to develop AI are gathering steam fast. On Monday, the White House issued a federal plan to help develop technical standards for AI following up on a mandate contained in the Administration’s AI Executive Order Read more…

By John Russell

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a good understanding of the early universe, its fate billions Read more…

By Rob Johnson

AWS Solution Channel

Efficiency and Cost-Optimization for HPC Workloads – AWS Batch and Amazon EC2 Spot Instances

High Performance Computing on AWS leverages the power of cloud computing and the extreme scale it offers to achieve optimal HPC price/performance. With AWS you can right size your services to meet exactly the capacity requirements you need without having to overprovision or compromise capacity. Read more…

HPE Extreme Performance Solutions

Bring the combined power of HPC and AI to your business transformation

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Cloudy with a Chance of Mainframes

[Connect with HPC users and learn new skills in the IBM Spectrum LSF User Community.]

Rapid rates of change sometimes result in unexpected bedfellows. Read more…

Argonne Supercomputer Accelerates Cancer Prediction Research

August 13, 2019

In the fight against cancer, early prediction, which drastically improves prognoses, is critical. Now, new research by a team from Northwestern University – and accelerated by supercomputing resources at Argonne Nation Read more…

By Oliver Peckham

Scientists to Tap Exascale Computing to Unlock the Mystery of our Accelerating Universe

August 14, 2019

The universe and everything in it roared to life with the Big Bang approximately 13.8 billion years ago. It has continued expanding ever since. While we have a Read more…

By Rob Johnson

AI is the Next Exascale – Rick Stevens on What that Means and Why It’s Important

August 13, 2019

Twelve years ago the Department of Energy (DOE) was just beginning to explore what an exascale computing program might look like and what it might accomplish. Today, DOE is repeating that process for AI, once again starting with science community town halls to gather input and stimulate conversation. The town hall program... Read more…

By Tiffany Trader and John Russell

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Lenovo Drives Single-Socket Servers with AMD Epyc Rome CPUs

August 7, 2019

No summer doldrums here. As part of the AMD Epyc Rome launch event in San Francisco today, Lenovo announced two new single-socket servers, the ThinkSystem SR635 Read more…

By Doug Black

Building Diversity and Broader Engagement in the HPC Community

August 7, 2019

Increasing diversity and inclusion in HPC is a community-building effort. Representation of both issues and individuals matters - the more people see HPC in a w Read more…

By AJ Lauer

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Upcoming NSF Cyberinfrastructure Projects to Support ‘Long-Tail’ Users, AI and Big Data

August 5, 2019

The National Science Foundation is well positioned to support national priorities, as new NSF-funded HPC systems to come online in the upcoming year promise to Read more…

By Ken Chiacchia, Pittsburgh Supercomputing Center/XSEDE

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Cray, AMD to Extend DOE’s Exascale Frontier

May 7, 2019

Cray and AMD are coming back to Oak Ridge National Laboratory to partner on the world’s largest and most expensive supercomputer. The Department of Energy’s Read more…

By Tiffany Trader

Graphene Surprises Again, This Time for Quantum Computing

May 8, 2019

Graphene is fascinating stuff with promise for use in a seeming endless number of applications. This month researchers from the University of Vienna and Institu Read more…

By John Russell

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

Deep Learning Competitors Stalk Nvidia

May 14, 2019

There is no shortage of processing architectures emerging to accelerate deep learning workloads, with two more options emerging this week to challenge GPU leader Nvidia. First, Intel researchers claimed a new deep learning record for image classification on the ResNet-50 convolutional neural network. Separately, Israeli AI chip startup Hailo.ai... Read more…

By George Leopold

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Cray – and the Cray Brand – to Be Positioned at Tip of HPE’s HPC Spear

May 22, 2019

More so than with most acquisitions of this kind, HPE’s purchase of Cray for $1.3 billion, announced last week, seems to have elements of that overused, often Read more…

By Doug Black and Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

In Wake of Nvidia-Mellanox: Xilinx to Acquire Solarflare

April 25, 2019

With echoes of Nvidia’s recent acquisition of Mellanox, FPGA maker Xilinx has announced a definitive agreement to acquire Solarflare Communications, provider Read more…

By Doug Black

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This