Exotics at SC10

By Michael Feldman

November 24, 2010

Before general-purpose GPUs broke onto the supercomputing scene a few years ago, HPC was nearly a monoculture, processor-wise. According to the latest IDC numbers, x86 CPUs own about three-quarters of the market by revenue share. But the annual Supercomputing Conference always manages to showcase a number of exotic machines based on more esoteric parts, and this year’s event in New Orleans was no exception.

IBM’s Blue Gene/Q

First up is IBM’s Blue Gene/Q, the company’s next-generation architecture in the Blue Gene lineage. If you happened by the IBM booth at the conference, you could get a look at the compute and the I/O boards that will go into the upcoming BG machinery. The compute box has 32 nodes inside, with each node containing 16 PowerPC cores and each core able to manage four threads simultaneously. With 16 GB per node, IBM has managed to maintain a core:GB ratio of 1:1.

All of this adds up to a lot of flopping horsepower. According to IBM Deep Computing VP Dave Turek, just four BG/Q racks will deliver a petaflop (sustained) of performance. And true to the Blue Gene lineage, it does so with minimal power. A prototype BG/Q system topped the latest Green500 list announced at SC10 last week, with a figure of 1,684.2 megaflops per watt. That beat out even the power-sipping TSUBAME 2.0 super at Tokyo Tech, which derives most of its computational muscle from energy-efficient NVIDIA Fermi GPUs.

The first Q — at least the first big one — will be installed in 2011 at Lawrence Livermore National Laboratory. That system, known as Sequoia, is intended to be THE big production machine for the NNSA’s weapon simulation codes maintained under the Advanced Simulation and Computing (ASC) Program. Sequoia is slated to be a 20-petaflop system when it boots up next year.

Fujitsu’s K Supercomputer

Also on display at SC10 was Fujitsu’s Sparc64 VIIIfx CPU. The processor will be the basis for Kei Soku Keisanki, aka the “K computer.” That machine will be the culmination of Japan’s Next-Generation Supercomputing Project and is expected to deliver 10 petaflops for its main customer, RIKEN (Japan’s Institute of Physical and Chemical Research). Originally scheduled to come online in 2010, the pullout of NEC and Hitachi last year pushed the timeline out significantly. Full deployment is now scheduled to complete in 2012.

The Sparc64 VIIIfx processor itself is an 8-core scalar CPU that can deliver 128 peak gigaflops. Energy efficiency appears to be quite respectable. A cut-down K computer system at RIKEN was ranked number four on the latest Green500 list at 828.67 megaflops per watt (or about half that of the BG/Q prototype). Keep in mind, the original K machine was supposed to contain vector hardware as well, but when NEC and Hitachi bailed, the scalar CPUs from Fujitsu were forced to carry the entire computational load. The current design puts 80,000 Sparc64 VIIIfx chips into the 10-petaflop machine.

Tilera’s Manycore Processors

For a company that immodestly claims on its website that it “has solved the multi-processor scalability problem,” one would expect the supercomputing crowd to take notice. And it has. Tilera, makers of manycore microprocessors, has managed to attract both SGI and DARPA for HPC duty.

The 64-core Tilera processor will be an option on SGI’s Prism XL supercomputer (the offspring of Project Mojo), the company’s new accelerator-centric platform unveiled at SC10. Although most Prisms will likely be outfitted with GPGPU, SGI determined that the power-sipping Tilera silicon would be a great fit for HPC-style workloads that mainly need integer acceleration — apps like encryption, image and signal processing; network packet inspection, Web/content delivery, and media format conversion. Whether this particular configuration catches on or not remains to be seen, but you have to give SGI credit for going after market niches that other HPC vendors have largely ignored.

Tilera is also a player in DARPA’s Ubiquitous High Performance Computing (UHPC) program, where its manycore tiled processor technology garnered the company a place on one of the four initial teams. Anant Agarwal, Tilera co-founder and CTO (and EE/CS professor at MIT) pitched his UHPC team’s Project Angstrom at a Friday panel at SC10. In his presentation, Agarwal emphasized the performance per watt strength of the Tilera technology versus conventional CPUs. For example, to attain a targeted 50 mW (milliwatts) per core performance needed for UHPC machines, Tilera has only to modestly scale its current 200 mW per core designs. Agarwal proposes they can deliver that on 11nm technology with a 1,000-core 50 watt chip that delivers 5 teraflops. Conventional CPUs, he argues, are going to have to undergo a deeper architectural redesign, given that they currently consume around 10 watts per core.

Cray’s XMT

Cray’s XMT supercomputer has been around since 2007, but has always been overshadowed by the company’s mainstream XT and now XE lines. Outside the three-letter intelligence agencies and a few US DOE labs, the machine is not widely known. But Cray is apparently looking to expand its popularity. At SC10 this year, the XMT got some extra attention, appearing in the Disruptive Technologies exhibit and as the focus of its own BoF.

The XMT’s forte is scalable data analytics, and the architecture has been designed with this application set in mind. Encompassing Cray’s custom SeaStar2 interconnect and Threadstorm processors, the platform’s principle architectural feature is globally-addressable memory, which makes it possible to run shared memory applications on the machine. All Threadstorm chips can access each other’s memory (up to 8 GB per processor) making it feasible to build a system with as much as 64 terabytes of global RAM.

Unlike most shared memory machines, the XMT is built to support a lot of parallelism. Each Threadstorm CPU can manage 128 threads at a time. Combined with speedy access to random chunks of remote shared memory, the system is a much more efficient platform than a conventional distributed memory architecture for those applications that require processing of really big graph-oriented databases. This includes a lot of large-scale scientific data analysis as well as many non-technical informatics applications where the data is unstructured. Look for Cray to keep pushing this technology into this rapidly emerging space.

SeaMicro’s Atom-Based Server

Perhaps the most obscure exotic at SC10 was SeaMicro’s SM10000, an Intel Atom-based server that puts eight of the tiny processors onto a card, 512 in a 10U enclosure, and 2,048 in a rack. The Z530 processor being used is a single core, 1.6 GHz chip that has a max TDP of a mere 2 watts. The company’s pitch is that this setup requires just one-quarter of the power and space of conventional x86 servers without requiring any modifications to software. Atom is conveniently x86 compatible.

The downside is that it’s a pretty low-end set-up. Memory maxes out at 2 GB per card; network support is Ethernet only; and the single-core chip in the current version is 32-bit. That may be acceptable for low-precision throughput apps that need lots of parallelism but don’t require any sort of tight coupling or single-threaded performance. A 64-bit version with InfiniBand or low-latency 10GbE connectivity would be a much more interesting offering. But keep on eye on the Atom. It could be the dark horse in the race for energy-efficient x86 HPC.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

AWS Embraces FPGAs, ‘Elastic’ GPUs

December 2, 2016

A new instance type rolled out this week by Amazon Web Services is based on customizable field programmable gate arrays that promise to strike a balance between performance and cost as emerging workloads create requirements often unmet by general-purpose processors. Read more…

By George Leopold

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Weekly Twitter Roundup (Dec. 1, 2016)

December 1, 2016

Here at HPCwire, we aim to keep the HPC community apprised of the most relevant and interesting news items that get tweeted throughout the week. Read more…

By Thomas Ayres

HPC Career Notes (Dec. 2016)

December 1, 2016

In this monthly feature, we’ll keep you up-to-date on the latest career developments for individuals in the high performance computing community. Read more…

By Thomas Ayres

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

IBM and NSF Computing Pioneer Erich Bloch Dies at 91

November 30, 2016

Erich Bloch, a computational pioneer whose competitive zeal and commercial bent helped transform the National Science Foundation while he was its director, died last Friday at age 91. Bloch was a productive force to be reckoned. During his long stint at IBM prior to joining NSF Bloch spearheaded development of the “Stretch” supercomputer and IBM’s phenomenally successful System/360. Read more…

By John Russell

Pioneering Programmers Awarded Presidential Medal of Freedom

November 30, 2016

In an awards ceremony on November 22, President Barack Obama recognized 21 recipients with the Presidential Medal of Freedom, the Nation’s highest civilian honor. Read more…

By Tiffany Trader

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

AWS Launches Massive 100 Petabyte ‘Sneakernet’

December 1, 2016

Amazon Web Services now offers a way to move data into its cloud by the truckload. Read more…

By Tiffany Trader

Lighting up Aurora: Behind the Scenes at the Creation of the DOE’s Upcoming 200 Petaflops Supercomputer

December 1, 2016

In April 2015, U.S. Department of Energy Undersecretary Franklin Orr announced that Intel would be the prime contractor for Aurora: Read more…

By Jan Rowell

Seagate-led SAGE Project Delivers Update on Exascale Goals

November 29, 2016

Roughly a year and a half after its launch, the SAGE exascale storage project led by Seagate has delivered a substantive interim report – Data Storage for Extreme Scale. Read more…

By John Russell

Nvidia Sees Bright Future for AI Supercomputing

November 23, 2016

Graphics chipmaker Nvidia made a strong showing at SC16 in Salt Lake City last week. Read more…

By Tiffany Trader

HPE-SGI to Tackle Exascale and Enterprise Targets

November 22, 2016

At first blush, and maybe second blush too, Hewlett Packard Enterprise’s (HPE) purchase of SGI seems like an unambiguous win-win. SGI’s advanced shared memory technology, its popular UV product line (Hanna), deep vertical market expertise, and services-led go-to-market capability all give HPE a leg up in its drive to remake itself. Bear in mind HPE came into existence just a year ago with the split of Hewlett-Packard. The computer landscape, including HPC, is shifting with still unclear consequences. One wonders who’s next on the deal block following Dell’s recent merger with EMC. Read more…

By John Russell

Intel Details AI Hardware Strategy for Post-GPU Age

November 21, 2016

Last week at SC16, Intel revealed its product roadmap for embedding its processors with key capabilities and attributes needed to take artificial intelligence (AI) to the next level. Read more…

By Alex Woodie

SC Says Farewell to Salt Lake City, See You in Denver

November 18, 2016

After an intense four-day flurry of activity (and a cold snap that brought some actual snow flurries), the SC16 show floor closed yesterday (Thursday) and the always-extensive technical program wound down today. Read more…

By Tiffany Trader

D-Wave SC16 Update: What’s Bo Ewald Saying These Days

November 18, 2016

Tucked in a back section of the SC16 exhibit hall, quantum computing pioneer D-Wave has been talking up its new 2000-qubit processor announced in September. Forget for a moment the criticism sometimes aimed at D-Wave. This small Canadian company has sold several machines including, for example, ones to Lockheed and NASA, and has worked with Google on mapping machine learning problems to quantum computing. In July Los Alamos National Laboratory took possession of a 1000-quibit D-Wave 2X system that LANL ordered a year ago around the time of SC15. Read more…

By John Russell

Why 2016 Is the Most Important Year in HPC in Over Two Decades

August 23, 2016

In 1994, two NASA employees connected 16 commodity workstations together using a standard Ethernet LAN and installed open-source message passing software that allowed their number-crunching scientific application to run on the whole “cluster” of machines as if it were a single entity. Read more…

By Vincent Natoli, Stone Ridge Technology

IBM Advances Against x86 with Power9

August 30, 2016

After offering OpenPower Summit attendees a limited preview in April, IBM is unveiling further details of its next-gen CPU, Power9, which the tech mainstay is counting on to regain market share ceded to rival Intel. Read more…

By Tiffany Trader

AWS Beats Azure to K80 General Availability

September 30, 2016

Amazon Web Services has seeded its cloud with Nvidia Tesla K80 GPUs to meet the growing demand for accelerated computing across an increasingly-diverse range of workloads. The P2 instance family is a welcome addition for compute- and data-focused users who were growing frustrated with the performance limitations of Amazon's G2 instances, which are backed by three-year-old Nvidia GRID K520 graphics cards. Read more…

By Tiffany Trader

Think Fast – Is Neuromorphic Computing Set to Leap Forward?

August 15, 2016

Steadily advancing neuromorphic computing technology has created high expectations for this fundamentally different approach to computing. Read more…

By John Russell

The Exascale Computing Project Awards $39.8M to 22 Projects

September 7, 2016

The Department of Energy’s Exascale Computing Project (ECP) hit an important milestone today with the announcement of its first round of funding, moving the nation closer to its goal of reaching capable exascale computing by 2023. Read more…

By Tiffany Trader

HPE Gobbles SGI for Larger Slice of $11B HPC Pie

August 11, 2016

Hewlett Packard Enterprise (HPE) announced today that it will acquire rival HPC server maker SGI for $7.75 per share, or about $275 million, inclusive of cash and debt. The deal ends the seven-year reprieve that kept the SGI banner flying after Rackable Systems purchased the bankrupt Silicon Graphics Inc. for $25 million in 2009 and assumed the SGI brand. Bringing SGI into its fold bolsters HPE's high-performance computing and data analytics capabilities and expands its position... Read more…

By Tiffany Trader

ARM Unveils Scalable Vector Extension for HPC at Hot Chips

August 22, 2016

ARM and Fujitsu today announced a scalable vector extension (SVE) to the ARMv8-A architecture intended to enhance ARM capabilities in HPC workloads. Fujitsu is the lead silicon partner in the effort (so far) and will use ARM with SVE technology in its post K computer, Japan’s next flagship supercomputer planned for the 2020 timeframe. This is an important incremental step for ARM, which seeks to push more aggressively into mainstream and HPC server markets. Read more…

By John Russell

IBM Debuts Power8 Chip with NVLink and Three New Systems

September 8, 2016

Not long after revealing more details about its next-gen Power9 chip due in 2017, IBM today rolled out three new Power8-based Linux servers and a new version of its Power8 chip featuring Nvidia’s NVLink interconnect. Read more…

By John Russell

Leading Solution Providers

Vectors: How the Old Became New Again in Supercomputing

September 26, 2016

Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new. Read more…

By Lynd Stringer

US, China Vie for Supercomputing Supremacy

November 14, 2016

The 48th edition of the TOP500 list is fresh off the presses and while there is no new number one system, as previously teased by China, there are a number of notable entrants from the US and around the world and significant trends to report on. Read more…

By Tiffany Trader

Intel Launches Silicon Photonics Chip, Previews Next-Gen Phi for AI

August 18, 2016

At the Intel Developer Forum, held in San Francisco this week, Intel Senior Vice President and General Manager Diane Bryant announced the launch of Intel's Silicon Photonics product line and teased a brand-new Phi product, codenamed "Knights Mill," aimed at machine learning workloads. Read more…

By Tiffany Trader

CPU Benchmarking: Haswell Versus POWER8

June 2, 2015

With OpenPOWER activity ramping up and IBM’s prominent role in the upcoming DOE machines Summit and Sierra, it’s a good time to look at how the IBM POWER CPU stacks up against the x86 Xeon Haswell CPU from Intel. Read more…

By Tiffany Trader

Beyond von Neumann, Neuromorphic Computing Steadily Advances

March 21, 2016

Neuromorphic computing – brain inspired computing – has long been a tantalizing goal. The human brain does with around 20 watts what supercomputers do with megawatts. And power consumption isn’t the only difference. Fundamentally, brains ‘think differently’ than the von Neumann architecture-based computers. While neuromorphic computing progress has been intriguing, it has still not proven very practical. Read more…

By John Russell

Dell EMC Engineers Strategy to Democratize HPC

September 29, 2016

The freshly minted Dell EMC division of Dell Technologies is on a mission to take HPC mainstream with a strategy that hinges on engineered solutions, beginning with a focus on three industry verticals: manufacturing, research and life sciences. "Unlike traditional HPC where everybody bought parts, assembled parts and ran the workloads and did iterative engineering, we want folks to focus on time to innovation and let us worry about the infrastructure," said Jim Ganthier, senior vice president, validated solutions organization at Dell EMC Converged Platforms Solution Division. Read more…

By Tiffany Trader

Container App ‘Singularity’ Eases Scientific Computing

October 20, 2016

HPC container platform Singularity is just six months out from its 1.0 release but already is making inroads across the HPC research landscape. It's in use at Lawrence Berkeley National Laboratory (LBNL), where Singularity founder Gregory Kurtzer has worked in the High Performance Computing Services (HPCS) group for 16 years. Read more…

By Tiffany Trader

Micron, Intel Prepare to Launch 3D XPoint Memory

August 16, 2016

Micron Technology used last week’s Flash Memory Summit to roll out its new line of 3D XPoint memory technology jointly developed with Intel while demonstrating the technology in solid-state drives. Micron claimed its Quantx line delivers PCI Express (PCIe) SSD performance with read latencies at less than 10 microseconds and writes at less than 20 microseconds. Read more…

By George Leopold

  • arrow
  • Click Here for More Headlines
  • arrow
Share This