Europeans Build Up Stable of Elite Supercomputers

By Nicole Hemsoth

December 15, 2010

This week, the Partnership for Advanced Computing in Europe (PRACE) announced its third petascale supercomputer for the organization’s Tier 0 research infrastructure. The upcoming machine, known as SuperMUC, will be built by IBM and is estimated to deliver 3 peak petaflops when it is deployed in 2012 at the Leibniz Supercomputing Centre (LRZ) in Garching, Germany.

SuperMUC will follow the 1.0 petaflop “JUGENE” (Jülich Blue Gene” Blue Gene/P supercomputer, already in service at Forschungszentrum Juelich (FZJ), and the 1.25 petaflop Bull-built “Curie” system at the Commissariat a l’Energie Atomique (CEA) in France. Those machines currently hold the 9 and 6 spots, respectively on TOP500 list. When SuperMUC is installed at LRZ in the middle of 2012, it too will likely be a top 10 system, although by then all ten machines should be operating in the multi-petaflop range.

All Tier 0 machines will support PRACE’s mission to provide a pan-European HPC research infrastructure for scientific computing. As of June 2010, four of the twenty member nations have anted up 100 million Euros apiece to fund supercomputer deployment and operation over the next five years. The goal to field as many as six of these petascale systems for Europe during this time. With the tri-petaflop system from IBM, they’re halfway there.

The SuperMUC system headed for LRZ will use IBM’s iDataPlex System X platform, and will incorporate Intel’s next-generation Xeon processors. Most likely that means SuperMUC will be sporting Sandy Bridge Xeons, given that these are next up on the Intel server processor roadmap.

The next-gen Xeons are scheduled to be released in Q3 2011 (Sandy Bridge EP) and Q4 2011 (Sandy Bridge EX), which should provide plenty of time for a mid-2012 system deployment. SuperMUC will incorporate more than 14,000 of these future chips, although the exact core count is still under wraps. Sandy Bridge Xeons will come in 4-core, 6-core, and 8-core flavors, so we can assume the system will have at least 56,000 x86 cores.

Storage-wise, SuperMUC will hook into 10 petabyte file system based on IBM’s GPFS. The GPFS storage system is spec’ed to deliver 200 GB/second of aggregate I/O bandwidth. A two-petabyte NAS storage system, with 10 GB/second of bandwidth, will also be available. Aggregate RAM storage is on the order of 384 terabytes.

Besides next-gen Xeons, SuperMUC will also employ a number of other newer technologies. First, SuperMUC will use FDR (Fourteen Data Rate) InfiniBand as the cluster interconnect, technology which is expected to be in the field by 2011. But the system’s most significant innovation is its novel hot water cooling system pioneered by IBM with its Aquasar supercomputer located at ETH Zurich.

The advantages of water over air as a cooling medium are considerable. IBM says the system will consume 40 percent less energy than a comparable air-cooled machine. According to Klaus Gottschalk, IBM’s lead HPC architect for the system, the processors and other components in the supercomputer will be cooled with water up to 60 degrees C (140 degrees F). The cooling system itself is comprised of micro-channel liquid coolers which are attached directly to the processors, where most heat is generated.

“With this chip-level cooling, the thermal resistance between the processor and the water is reduced to the extent that even cooling water temperatures of up to 60 degrees C ensure that the operating temperatures of the processors remain well below the maximally allowed 85 degrees C,” explains Gottschalk. “The high input temperature of the coolant results in an even higher-grade heat at the output, which in this case is up to 65 degrees C.”

SuperMUC also represents the first implementation of an energy aware HPC software stack on x86, says Gottschalk. Application energy consumption will be monitored, stored and reported to the user. When an application is ready to run, the scheduler will decide which processor frequency is optimal for the application, based on administrative policies. System nodes not in use will be put in sleep mode, or if capacity expectations warrant, shut down entirely.

The rationale, of course, is to reduce power consumption as much as possible. Although IBM and PRACE are not revealing SuperMUC’s expected power draw, for a 3-petaflop supercomputer based on x86 CPUs, it’s apt to be considerable. And in Europe, where energy costs tend to be even higher than in the US, power is going to be a driving consideration for these big PRACE systems.

The price tag for SuperMUC, which includes power and other operational costs for five or six years, is 83 million Euros. That doesn’t include the additional 50 million Euros to expand LRZ’s buildings needed to house the new system. That funding, as well as the aforementioned operational costs, will be provided by the State of Bavaria and Germany.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Glimpses of Today’s Total Solar Eclipse

August 21, 2017

Here are a few arresting images posted by NASA of today’s total solar eclipse. Such astronomical events have always captured our imagination and it’s not hard to understand why such occurrences were often greeted wit Read more…

By John Russell

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement on at least one thing: the power consumption and latency pen Read more…

By Doug Black

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement Read more…

By Doug Black

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Leading Solution Providers

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This