NVIDIA ARMs Itself for Heterogeneous Computing Future

By Michael Feldman

January 6, 2011

Well NVIDIA waited exactly five days into the new year to announce a major new direction for its product roadmap. On Wednesday, the GPU-maker — and soon to be CPU-maker — revealed its plans to build heterogeneous processors, which will encompass high performance ARM CPU cores alongside GPU cores. The strategy parallel’s AMD’s Fusion architectural approach that marries x86 CPUs with ATI GPUs on-chip.

The upcoming NVIDIA processors, developed under the codename “Project Denver,” will span NVIDIA’s non-mobile product line, powering personal computers, workstations, servers and supercomputers. The announcement was made by company CEO Jen-Hsun Huang at the annual Consumer Electronics Show (CES) in Las Vegas. Huang called the news “one of the most strategic announcements we have ever made at NVIDIA.” And that might be an understatement.

NVIDIA already uses ARM cores on its Tegra line of processors for mobile computing platforms. That SoC design integrates a 32-bit ARM CPU alongside its GPU cores to power handheld devices such as smartphones, personal digital assistants and tablets. (The company also announced its Tegra 2 generation of processors this week at CES.) With the upcoming Project Denver processors, this heterogeneous platform will be extended across the rest of NVIDIA’s product lines, up to and including the Tesla HPC offerings.

As part of this strategy, the company has obtained rights to develop its own NVIDIA-designed high performance CPU cores using ARM’s future processor architecture. Presumably this will be based on a future 64-bit implementation of the ARM ISA, given that 64-bit computing is the accepted standard outside of the mobile space.

According to the HPC luminary Jack Dongarra, NVIDIA’s decision to marry ARM with GPUs makes sense. “They couldn’t license the X86 architecture and needed a CPU platform for their move to more general computing, integrating both CPU- and GPU-based computing.” he said. “ARM is a logical choice, giving NVIDIA an opportunity to move in both the low power direction and up to high performance computing.”

The overarching rationale here is essentially the same as AMD’s: to glue CPU and GPU logic together on the same chip so as to take advantage of the sequential and parallel processing capabilities, respectively, of the two architectures. The proximity of both logic engines to main memory and on-chip resources makes for a much more efficient computing environment. Integration also affords major power efficiency advantages, something that is absolutely critical in both the handheld space and now the datacenter. In particular, as supercomputers move from petascale to exascale, power constraints will force system builders to abandon monolithic x86-based systems, a process that has already begun with the latest generation of GPGPU-equipped supercomputers.

Each of NVIDIA product lines (Tegra, Quadro, GeForce, and Tesla) have their own roadmaps on how the ARM CPU will be folded in. For the Tesla line, ARM integration will take place on the upcoming “Maxwell” generation, according to Andy Keane, general manager of NVIDIA’s Tesla business. The Maxwell architecture is scheduled to be introduced in 2013, following the “Kepler” GPUs that due to be unveiled later this year.

By moving their entire portfolio to a CPU-GPU architecture, NVIDIA is looking to leverage their R&D costs across all product segments, from handhelds to PCs to supercomputers — in the same way Intel and AMD do with their x86-based chips. In fact, it’s the same business model NVIDIA already employs with their own CUDA GPU architecture.

“The technologies for the future have to have some basis in the volume market,” Keane told HPCwire. “It has to have some reason to exist other than the relatively small volume of the HPC business. That’s why this makes sense.”

The wildcard here is ARM. For this to work, NVIDIA needs to create that volume market in Project Denver clients and servers. For decades, the x86 CPU has been the standard-bearer for non-mobile computing, and this new approach is a direct challenge to that status quo. In announcing the new architecture, Huang pointed out the ARM shipments already far outstrip x86 volume, and, thanks to the rise of mobile computing, that gap is expected to increase substantially over the next four years.

As a result, there are a wealth of existing compiler and other software development tools for ARM platforms. Conveniently, support for Linux (and now Windows) is also in place. “What we have to do for the Tesla business, like we have done currently with the GPU, is to make sure that the [ARM] ecosystem is adapted correctly for HPC,” said Keane.

ARM’s disadvantage is that the architecture’s footprint is currently non-existent in the PC and server arena. Attracting OEMs and system integrators to build non-x86 platforms will certainly be a hurtle for the GPU-maker. However, with the new emphasis on power, especially in the datacenter, the RISC-architected ARM has some real advantages. Combined with a mature software stack and backed by NVIDIA, ARMed GPUs have the potential to upset many segments of x86-dominated computing.

NVIDIA’s new path puts it in much more direct competition with Intel and AMD, who are now all vying for the same market segments, and who will soon have little if any reliance on each other’s chips. With Project Denver processors now gearing up to go head-to-head against Intel MIC/integrated graphics and AMD Fusion chips, this young decade just got a lot more interesting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visitors to the Colorado Convention Center in Denver for the larg Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some cases, city managers didn’t even know existed. Speaking Read more…

By Doug Black

HPE Extreme Performance Solutions

Harness Scalable Petabyte Storage with HPE Apollo 4510 and HPE StoreEver

As a growing number of connected devices challenges IT departments to rapidly collect, manage, and store troves of data, organizations must adopt a new generation of IT to help them operate quickly and intelligently. Read more…

SC17 Student Cluster Competition Configurations: Fewer Nodes, Way More Accelerators

November 16, 2017

The final configurations for each of the SC17 “Donnybrook in Denver” Student Cluster Competition have been released. Fortunately, each team received their equipment shipments on time and undamaged, so the teams are r Read more…

By Dan Olds

SC Bids Farewell to Denver, Heads to Dallas for 30th

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

HPE Launches ARM-based Apollo System for HPC, AI

November 14, 2017

HPE doubled down on its memory-driven computing vision while expanding its processor portfolio with the announcement yesterday of the company’s first ARM-base Read more…

By Doug Black

OpenACC Shines in Global Climate/Weather Codes

November 14, 2017

OpenACC, the directive-based parallel programming model used mostly for porting codes to GPUs for use on heterogeneous systems, came to SC17 touting impressive Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Leading Solution Providers

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This