NVIDIA ARMs Itself for Heterogeneous Computing Future

By Michael Feldman

January 6, 2011

Well NVIDIA waited exactly five days into the new year to announce a major new direction for its product roadmap. On Wednesday, the GPU-maker — and soon to be CPU-maker — revealed its plans to build heterogeneous processors, which will encompass high performance ARM CPU cores alongside GPU cores. The strategy parallel’s AMD’s Fusion architectural approach that marries x86 CPUs with ATI GPUs on-chip.

The upcoming NVIDIA processors, developed under the codename “Project Denver,” will span NVIDIA’s non-mobile product line, powering personal computers, workstations, servers and supercomputers. The announcement was made by company CEO Jen-Hsun Huang at the annual Consumer Electronics Show (CES) in Las Vegas. Huang called the news “one of the most strategic announcements we have ever made at NVIDIA.” And that might be an understatement.

NVIDIA already uses ARM cores on its Tegra line of processors for mobile computing platforms. That SoC design integrates a 32-bit ARM CPU alongside its GPU cores to power handheld devices such as smartphones, personal digital assistants and tablets. (The company also announced its Tegra 2 generation of processors this week at CES.) With the upcoming Project Denver processors, this heterogeneous platform will be extended across the rest of NVIDIA’s product lines, up to and including the Tesla HPC offerings.

As part of this strategy, the company has obtained rights to develop its own NVIDIA-designed high performance CPU cores using ARM’s future processor architecture. Presumably this will be based on a future 64-bit implementation of the ARM ISA, given that 64-bit computing is the accepted standard outside of the mobile space.

According to the HPC luminary Jack Dongarra, NVIDIA’s decision to marry ARM with GPUs makes sense. “They couldn’t license the X86 architecture and needed a CPU platform for their move to more general computing, integrating both CPU- and GPU-based computing.” he said. “ARM is a logical choice, giving NVIDIA an opportunity to move in both the low power direction and up to high performance computing.”

The overarching rationale here is essentially the same as AMD’s: to glue CPU and GPU logic together on the same chip so as to take advantage of the sequential and parallel processing capabilities, respectively, of the two architectures. The proximity of both logic engines to main memory and on-chip resources makes for a much more efficient computing environment. Integration also affords major power efficiency advantages, something that is absolutely critical in both the handheld space and now the datacenter. In particular, as supercomputers move from petascale to exascale, power constraints will force system builders to abandon monolithic x86-based systems, a process that has already begun with the latest generation of GPGPU-equipped supercomputers.

Each of NVIDIA product lines (Tegra, Quadro, GeForce, and Tesla) have their own roadmaps on how the ARM CPU will be folded in. For the Tesla line, ARM integration will take place on the upcoming “Maxwell” generation, according to Andy Keane, general manager of NVIDIA’s Tesla business. The Maxwell architecture is scheduled to be introduced in 2013, following the “Kepler” GPUs that due to be unveiled later this year.

By moving their entire portfolio to a CPU-GPU architecture, NVIDIA is looking to leverage their R&D costs across all product segments, from handhelds to PCs to supercomputers — in the same way Intel and AMD do with their x86-based chips. In fact, it’s the same business model NVIDIA already employs with their own CUDA GPU architecture.

“The technologies for the future have to have some basis in the volume market,” Keane told HPCwire. “It has to have some reason to exist other than the relatively small volume of the HPC business. That’s why this makes sense.”

The wildcard here is ARM. For this to work, NVIDIA needs to create that volume market in Project Denver clients and servers. For decades, the x86 CPU has been the standard-bearer for non-mobile computing, and this new approach is a direct challenge to that status quo. In announcing the new architecture, Huang pointed out the ARM shipments already far outstrip x86 volume, and, thanks to the rise of mobile computing, that gap is expected to increase substantially over the next four years.

As a result, there are a wealth of existing compiler and other software development tools for ARM platforms. Conveniently, support for Linux (and now Windows) is also in place. “What we have to do for the Tesla business, like we have done currently with the GPU, is to make sure that the [ARM] ecosystem is adapted correctly for HPC,” said Keane.

ARM’s disadvantage is that the architecture’s footprint is currently non-existent in the PC and server arena. Attracting OEMs and system integrators to build non-x86 platforms will certainly be a hurtle for the GPU-maker. However, with the new emphasis on power, especially in the datacenter, the RISC-architected ARM has some real advantages. Combined with a mature software stack and backed by NVIDIA, ARMed GPUs have the potential to upset many segments of x86-dominated computing.

NVIDIA’s new path puts it in much more direct competition with Intel and AMD, who are now all vying for the same market segments, and who will soon have little if any reliance on each other’s chips. With Project Denver processors now gearing up to go head-to-head against Intel MIC/integrated graphics and AMD Fusion chips, this young decade just got a lot more interesting.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understanding on January 10. The MOU represents the continuation of a 1 Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Tennessee), Satoshi Matsuoka (Tokyo Institute of Technology), Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown and Spectre security updates on the performance of popular H Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

HPE and NREL Take Steps to Create a Sustainable, Energy-Efficient Data Center with an H2 Fuel Cell

As enterprises attempt to manage rising volumes of data, unplanned data center outages are becoming more common and more expensive. As the cost of downtime rises, enterprises lose out on productivity and valuable competitive advantage without access to their critical data. Read more…

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension around the potential changes that could affect or disrupt Lustre Read more…

By Carlos Aoki Thomaz

UCSD, AIST Forge Tighter Alliance with AI-Focused MOU

January 18, 2018

The rich history of collaboration between UC San Diego and AIST in Japan is getting richer. The organizations entered into a five-year memorandum of understandi Read more…

By Tiffany Trader

New Blueprint for Converging HPC, Big Data

January 18, 2018

After five annual workshops on Big Data and Extreme-Scale Computing (BDEC), a group of international HPC heavyweights including Jack Dongarra (University of Te Read more…

By John Russell

Researchers Measure Impact of ‘Meltdown’ and ‘Spectre’ Patches on HPC Workloads

January 17, 2018

Computer scientists from the Center for Computational Research, State University of New York (SUNY), University at Buffalo have examined the effect of Meltdown Read more…

By Tiffany Trader

Fostering Lustre Advancement Through Development and Contributions

January 17, 2018

Six months after organizational changes at Intel's High Performance Data (HPDD) division, most in the Lustre community have shed any initial apprehension aroun Read more…

By Carlos Aoki Thomaz

When the Chips Are Down

January 11, 2018

In the last article, "The High Stakes Semiconductor Game that Drives HPC Diversity," I alluded to the challenges facing the semiconductor industry and how that may impact the evolution of HPC systems over the next few years. I thought I’d lift the covers a little and look at some of the commercial challenges that impact the component technology we use in HPC. Read more…

By Dairsie Latimer

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

Momentum Builds for US Exascale

January 9, 2018

2018 looks to be a great year for the U.S. exascale program. The last several months of 2017 revealed a number of important developments that help put the U.S. Read more…

By Alex R. Larzelere

ANL’s Rick Stevens on CANDLE, ARM, Quantum, and More

January 8, 2018

Late last year HPCwire caught up with Rick Stevens, associate laboratory director for computing, environment and life Sciences at Argonne National Laboratory, f Read more…

By John Russell

Inventor Claims to Have Solved Floating Point Error Problem

January 17, 2018

"The decades-old floating point error problem has been solved," proclaims a press release from inventor Alan Jorgensen. The computer scientist has filed for and Read more…

By Tiffany Trader

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Fast Forward: Five HPC Predictions for 2018

December 21, 2017

What’s on your list of high (and low) lights for 2017? Volta 100’s arrival on the heels of the P100? Appearance, albeit late in the year, of IBM’s Power9? Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Chip Flaws ‘Meltdown’ and ‘Spectre’ Loom Large

January 4, 2018

The HPC and wider tech community have been abuzz this week over the discovery of critical design flaws that impact virtually all contemporary microprocessors. T Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

How Meltdown and Spectre Patches Will Affect HPC Workloads

January 10, 2018

There have been claims that the fixes for the Meltdown and Spectre security vulnerabilities, named the KPTI (aka KAISER) patches, are going to affect applicatio Read more…

By Rosemary Francis

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This