Egyptian Startup Accelerates High Performance Accounting

By Michael Feldman

January 11, 2011

Although Egypt is not exactly the epicenter of high-end computing, a tech startup based in Cairo is looking to make its name in an emerging area of HPC. SilMinds has developed hardware accelerator technology designed to speed up a growing set of financial computing applications. The resulting products represent one of the few hardware-based solutions that support decimal floating point (DFP) math.

SilMinds was founded in 2007 as a research, design and consultancy firm, which is initially focused on providing industry standard IP cores for decimal floating point applications. The company’s chief technology officer, Professor Hossam A.H. Fahmy, was a member of the committee that formulated the IEEE 754-2008 standard for floating point arithmetic, including DFP. According to the SilMinds website, the first products were developed with grant money from the EU-Egypt Innovation Fund.

The company’s initial offering, SilAx, is a configurable vector DFP coprocessor implemented with FPGAs. The card can be equipped with either Altera or Xilinx FPGAs and hooked into any standard PCIe slot with at least four lanes. That makes it compatible with a wide array of x86 servers, HPC or otherwise.

No commercial deployments are yet claimed though. The company is currently talking with solution providers that deal directly with telecom and bank institutions, presumably with the idea of wrapping a complete solution around the SilMinds accelerator and offering it as a turnkey platform.

Keep in mind that decimal floating point operations are a bit of an outlier when it comes to computing. Most applications are performed using binary arithmetic, the natural style of number crunching for microprocessors. Decimal arithmetic can be performed with fixed-point (non-floating point) calculations, but the representations are too limited to support industrial strength money operations.

For example, adding $0.10 to $1.99 is fairly straightforward using fixed-point notation. But even doing something as simple as computing a 10 percent sales tax is problematic, given that 1/10 can only yield an approximate value when converted to binary. Where money is concerned, that’s not a good thing. Round-off errors add up and on a large scale can mean thousands or even millions of dollars end up in the bit bucket.

Decimal floating point, on the other hand, is able to support a much wider range of values than is available for fixed point, and provides much greater precision. Up until fairly recently, there was no encoding standard for DFP. But with the release of the IEEE 754-2008, there is now a vendor-independent specification for 32-, 64- and 128-bit decimal floating point representations and their behavior.

Give the regulatory laws imposed upon financial operations these days, DFP is the standard for nearly all applications in banking, telephone billing, tax calculation, currency conversion, insurance, and risk management. Now with the growing streams of real-time financial transactions zipping around the globe, performance and power efficiency have become looming issues. Some estimate that as much as one-third of the world’s server infrastructure is crunching financial data of some sort.

Demand for even more DFP capability appears poised to take off. Mobile networks are becoming ubiquitous across the globe, which should accelerate the need for real-time billing. Cell phones will soon be used as smart credit cards, able to initiate real-time payments at restaurants, movie theaters, and for a variety of other services (This is already in the works in Europe and Asia.). Smart energy grids are also being planned, which will require an extensive infrastructure to compute spot energy pricing. All these applications will require large-scale DFP.

How much demand actually exists for high performance DFP is anyone’s guess. But SilMinds is trying to position itself squarely in the path of this emerging space. So far, competition is minimal. Other than SilMinds, only IBM has decimal floating point implemented in hardware — in this case its z series computers (z9 and z10) as well as its Power6 and Power7 processors. But those solutions are rather expensive compared to a vanilla x86 server equipped with a SilMinds card.

Hardware is the key to performance, as well as power efficiency. Although DFP software libraries exist, they are relatively slow when it comes to compute-intensive DFP applications like large-scale telephone billing. SilMinds has tested its FPGA-based card solution using IBM’s Telco Billing benchmark and reported a 6X speedup compared to a software implementation on a 3 GHz x86 platform. “For other applications we expect that overall speedups will range from 4 to 5x up to 15x” said Assem El Gamal, SilMinds Design Manager. According to him, the variance depends on how much of the application is spent doing decimal floating point computations. In the case of the Telco benchmark, a fair amount of application run time is spent on disk I/O.

When looking at the performance of the DFP calculations in isolation, the results are even more impressive. SilMinds claims an 80X speedup for the core computation, with greater performance possible if the application can benefit from multiple cards.

Using an FPGA-based approach means the solutions can be customized to squeeze the optimal performance from the application. The hardware is implemented in VHDL code, which is designed, written and maintained by SilMinds. Customers tap into the low-level functionality of the accelerator via a set of provided application programming interfaces (APIs); they are not required to write any VHDL code themselves.

Multiple FPGAs per card and multiple card architectures are under study to support multiprocessing and virtualization, with many simultaneous application instances being afforded the maximum speedup needed by each to achieve maximum server resource savings. SilMinds speculates that datacenter TCO and energy saving could be reduced by 80-90 percent. Also under investigation is a network-centric acceleration architecture that could support SaaS and cloud computing.

A DFP ASIC is in the works as well, which according to SilMinds, has already been validated. The idea here is to get the ultimate in performance, sans the reconfigurability of the FPGA. Also on the horizon is a compiler that will generate the appropriate low-level parallel computations without the need for extensive API calls.

With other HPC technology focused on binary floating point capabilities to support scientific applications, the needs of performance-demanding DFP users have largely gone unserved. Financial regulatory requirements, a new floating point standard, and an expanding application space could propel SilMinds and their market into the limelight.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This