Egyptian Startup Accelerates High Performance Accounting

By Michael Feldman

January 11, 2011

Although Egypt is not exactly the epicenter of high-end computing, a tech startup based in Cairo is looking to make its name in an emerging area of HPC. SilMinds has developed hardware accelerator technology designed to speed up a growing set of financial computing applications. The resulting products represent one of the few hardware-based solutions that support decimal floating point (DFP) math.

SilMinds was founded in 2007 as a research, design and consultancy firm, which is initially focused on providing industry standard IP cores for decimal floating point applications. The company’s chief technology officer, Professor Hossam A.H. Fahmy, was a member of the committee that formulated the IEEE 754-2008 standard for floating point arithmetic, including DFP. According to the SilMinds website, the first products were developed with grant money from the EU-Egypt Innovation Fund.

The company’s initial offering, SilAx, is a configurable vector DFP coprocessor implemented with FPGAs. The card can be equipped with either Altera or Xilinx FPGAs and hooked into any standard PCIe slot with at least four lanes. That makes it compatible with a wide array of x86 servers, HPC or otherwise.

No commercial deployments are yet claimed though. The company is currently talking with solution providers that deal directly with telecom and bank institutions, presumably with the idea of wrapping a complete solution around the SilMinds accelerator and offering it as a turnkey platform.

Keep in mind that decimal floating point operations are a bit of an outlier when it comes to computing. Most applications are performed using binary arithmetic, the natural style of number crunching for microprocessors. Decimal arithmetic can be performed with fixed-point (non-floating point) calculations, but the representations are too limited to support industrial strength money operations.

For example, adding $0.10 to $1.99 is fairly straightforward using fixed-point notation. But even doing something as simple as computing a 10 percent sales tax is problematic, given that 1/10 can only yield an approximate value when converted to binary. Where money is concerned, that’s not a good thing. Round-off errors add up and on a large scale can mean thousands or even millions of dollars end up in the bit bucket.

Decimal floating point, on the other hand, is able to support a much wider range of values than is available for fixed point, and provides much greater precision. Up until fairly recently, there was no encoding standard for DFP. But with the release of the IEEE 754-2008, there is now a vendor-independent specification for 32-, 64- and 128-bit decimal floating point representations and their behavior.

Give the regulatory laws imposed upon financial operations these days, DFP is the standard for nearly all applications in banking, telephone billing, tax calculation, currency conversion, insurance, and risk management. Now with the growing streams of real-time financial transactions zipping around the globe, performance and power efficiency have become looming issues. Some estimate that as much as one-third of the world’s server infrastructure is crunching financial data of some sort.

Demand for even more DFP capability appears poised to take off. Mobile networks are becoming ubiquitous across the globe, which should accelerate the need for real-time billing. Cell phones will soon be used as smart credit cards, able to initiate real-time payments at restaurants, movie theaters, and for a variety of other services (This is already in the works in Europe and Asia.). Smart energy grids are also being planned, which will require an extensive infrastructure to compute spot energy pricing. All these applications will require large-scale DFP.

How much demand actually exists for high performance DFP is anyone’s guess. But SilMinds is trying to position itself squarely in the path of this emerging space. So far, competition is minimal. Other than SilMinds, only IBM has decimal floating point implemented in hardware — in this case its z series computers (z9 and z10) as well as its Power6 and Power7 processors. But those solutions are rather expensive compared to a vanilla x86 server equipped with a SilMinds card.

Hardware is the key to performance, as well as power efficiency. Although DFP software libraries exist, they are relatively slow when it comes to compute-intensive DFP applications like large-scale telephone billing. SilMinds has tested its FPGA-based card solution using IBM’s Telco Billing benchmark and reported a 6X speedup compared to a software implementation on a 3 GHz x86 platform. “For other applications we expect that overall speedups will range from 4 to 5x up to 15x” said Assem El Gamal, SilMinds Design Manager. According to him, the variance depends on how much of the application is spent doing decimal floating point computations. In the case of the Telco benchmark, a fair amount of application run time is spent on disk I/O.

When looking at the performance of the DFP calculations in isolation, the results are even more impressive. SilMinds claims an 80X speedup for the core computation, with greater performance possible if the application can benefit from multiple cards.

Using an FPGA-based approach means the solutions can be customized to squeeze the optimal performance from the application. The hardware is implemented in VHDL code, which is designed, written and maintained by SilMinds. Customers tap into the low-level functionality of the accelerator via a set of provided application programming interfaces (APIs); they are not required to write any VHDL code themselves.

Multiple FPGAs per card and multiple card architectures are under study to support multiprocessing and virtualization, with many simultaneous application instances being afforded the maximum speedup needed by each to achieve maximum server resource savings. SilMinds speculates that datacenter TCO and energy saving could be reduced by 80-90 percent. Also under investigation is a network-centric acceleration architecture that could support SaaS and cloud computing.

A DFP ASIC is in the works as well, which according to SilMinds, has already been validated. The idea here is to get the ultimate in performance, sans the reconfigurability of the FPGA. Also on the horizon is a compiler that will generate the appropriate low-level parallel computations without the need for extensive API calls.

With other HPC technology focused on binary floating point capabilities to support scientific applications, the needs of performance-demanding DFP users have largely gone unserved. Financial regulatory requirements, a new floating point standard, and an expanding application space could propel SilMinds and their market into the limelight.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DoE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network designed to emulate and compete with the human brain. In thi Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big data and artificial intelligence software to its top-of-the-l Read more…

By Alex Woodie

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Hyperion: Deep Learning, AI Helping Drive Healthy HPC Industry Growth

June 20, 2017

To be at the ISC conference in Frankfurt this week is to experience deep immersion in deep learning. Users want to learn about it, vendors want to talk about it Read more…

By Doug Black

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This