New Architecture Tackles High Speed Network Challenges

By Guangdeng Liao

January 31, 2011

Ethernet continues to be the most widely used network architecture today for its low cost and backward compatibility with the existing Ethernet infrastructure. Driven by increasing networking demands for application such as Internet search, Web hosting, video on demand, and high performance computing, network speed is rapidly migrating to 10 Gigabits per second and beyond. But as network speed increases, it poses a number of great challenges on computer servers.

Recently, researchers at University of California, Riverside have studied I/O challenges from high-speed networks and invented a new architecture to efficiently tackle those challenges. A paper describing the research, “A New Server I/O Architecture for High Speed Networks“, was co-authored by graduate student Guangdeng Liao and professor Laxmi Bhuyan. The paper will be presented February 15 at the IEEE International Symposium on High-Performance Computer Architecture (HPCA) in San Antonio, Texas. What follows is an encapsulation of this work and a description of the new I/O design.

Traditional architectural designs of processors, cache hierarchies and system interconnects focus on CPU and/or memory-intensive applications, and are decoupled from I/O considerations. As a result, they tend to be inefficient for network processing. Network processing over 10 Gigabit Ethernet (10GbE) easily saturates two cores of an Intel Xeon quad-core processor. Assuming ideal scalability over multiple cores, network processing over 40GbE and 100GbE will saturate 8 and 20 cores, respectively. In addition to the processing inefficiency, the increasing network speed also poses a big challenge to network interface card (NIC) designs. DMA descriptor fetches over a long latency PCI Express bus heavily stress the DMA engine in NICs and necessitate larger NIC buffers to temporarily keep packets.

These requirements significantly increase the device’s design complexity and price. For instance, the price of a 10GbE NIC can be up to $1,400, while a 1GbE NIC costs less than $40. Therefore having highly efficient network processing with the low complexity of NIC becomes a critical question to answer.

In order to understand network processing efficiency, we used the network benchmark Iperf over 10GbE on Intel Xeon quad-core processor-based servers to measure per-packet processing overhead. It instruments the driver and OS kernel using hardware performance counters provided by the CPU to pinpoint real performance bottlenecks. Unlike existing profiling tools attributing CPU costs such as retired cycles or cache misses to functions, the instrumentation is implemented at the fine-grained level and can pinpoint data incurring the cost.

Through detailed overhead analysis we obtained several new observations, which have not yet been reported.

First, the study found that besides data/packet copy from kernel-to-user space, the driver and socket buffer release unexpectedly take 46 percent of processing time for large I/O sizes and even 54 percent for small I/O sizes. Thus, the major network processing bottlenecks lie in the driver (greater than 26 percent), data copy (up to 34 percent depending on I/O sizes) and buffer release (greater than 20 percent), rather than the TCP/IP protocol itself.

Second, in contrast to the generally-accepted notion that long latency NIC register access results in the driver overhead, our analysis showed that the overhead comes from memory stalls to network buffer data structures. Simply integrating NIC into CPUs like Niagara 2 processors with two integrated 10GbE NICs for reducing register access latency does not help network processing performance a lot.

Third, releasing network buffers in OS results in memory stalls to in-kernel page data structures, contributing to the buffer release overhead.

Finally, besides memory stalls to packets, data copy implemented as a series of load/store instructions, also has significant time on L1 cache misses and instruction execution. Prevailing platform optimizations for data copy, like Direct Cache Access (DCA), are insufficient for addressing the copy issue.

The studies reveal that besides memory stalls, each packet incurs several cache misses on corresponding data and has considerable data copy overhead. Some intuitive solutions like having larger last-level caches or extending the optimization DCA might help network processing performance to some extent, but have major limitations. Increasing cache size is an ineffective approach and more importantly, is unable to address NIC challenges and the data copy issue. Unlike increasing cache size, extending DCA to deliver both packets and those missed data from NICs into caches is more efficient in avoiding memory stalls. The downside is that it stresses NICs more heavily and degrades PCI Express efficiency of packet transfers. In addition, it does not consider the data copy issue.

To efficiently tackle all challenges from high-speed networks, the paper proposes a new server I/O architecture, where the responsibility for managing DMA descriptors is moved to an on-chip network engine, known as NEngine. The on-chip descriptor management exposes plenty of optimization opportunities like extending descriptors. Information about data incurring memory stalls during network processing is added into descriptors.

It basically works like this: When the NIC receives a packet, it directly pushes the packet into NEngine without waiting for long latency descriptors fetches. NEngine reads extended descriptors to obtain packet destination location and information about data incurring memory stalls. Then, it moves the packet into the destination memory location and checks whether data incurring the stalls resides in caches. If not, NEngine sends data address to the hardware prefetching facility for loading the data, thus avoiding memory stalls to them during packet processing.To address the data copy issue, NEngine moves payload inside last level cache and invalidates source cache lines after the movement. Source data becomes useless and dead after the copy.

The new I/O architecture allows the DMA engine to have fast access to descriptors and keeps packets in CPU caches rather than in NIC buffers. These designs substantially reduce the burden on the DMA engine and avoid extensive NIC buffers in high-speed networks. While NICs are decoupled from DMA engine, they maintain other hardware features such as Receive Side Scaling and Interrupt Coalescing.

Unlike previous approaches such as DCA, the new server I/O architecture ameliorates all major performance bottlenecks of network processing and simplifies NIC designs, enabling general-purpose platforms to be well suited for high-speed networks. Performance evaluation shows that it significantly improves the network processing efficiency and Web server throughput while substantially reducing the NIC hardware complexity. The new server I/O architecture inherits the descriptor-based software/hardware interface and only needs some modest support from the device driver and the data copy component. There is no need to modify TCP/IP protocol stack, system calls or user applications.

About the Author

Guangdeng Liao is a fifth year Ph.D. student at University of California, Riverside. His research interest lies in high performance I/O, computer architecture and virtualization.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DARPA Continues Investment in Post-Moore’s Technologies

July 24, 2017

The U.S. military long ago ceded dominance in electronics innovation to Silicon Valley, the DoD-backed powerhouse that has driven microelectronic generation for decades. With Moore's Law clearly running out of steam, the Read more…

By George Leopold

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in 2017 with scale-up production for enterprise datacenters and Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the pit of your stomach, or at least give you pause. There’s g Read more…

By Sean Thielen

Trinity Supercomputer’s Haswell and KNL Partitions Are Merged

July 19, 2017

Trinity supercomputer’s two partitions – one based on Intel Xeon Haswell processors and the other on Xeon Phi Knights Landing – have been fully integrated are now available for use on classified work in the Nationa Read more…

By HPCwire Staff

HPE Extreme Performance Solutions

HPE Servers Deliver High Performance Remote Visualization

Whether generating seismic simulations, locating new productive oil reservoirs, or constructing complex models of the earth’s subsurface, energy, oil, and gas (EO&G) is a highly data-driven industry. Read more…

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's output. The Japanese multinational has made a raft of HPC and A Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the computer we use most (hopefully) and understand least. This mon Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee of the House of Representatives voted to accept the recomme Read more…

By Alex R. Larzelere

Summer Reading: IEEE Spectrum’s Chip Hall of Fame

July 17, 2017

Take a trip down memory lane – the Mostek MK4096 4-kilobit DRAM, for instance. Perhaps processors are more to your liking. Remember the Sh-Boom processor (1988), created by Russell Fish and Chuck Moore, and named after Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Fine-Tuning Severe Hail Forecasting with Machine Learning

July 20, 2017

Depending on whether you’ve been caught outside during a severe hail storm, the sight of greenish tinted clouds on the horizon may cause serious knots in the Read more…

By Sean Thielen

Fujitsu Continues HPC, AI Push

July 19, 2017

Summer is well under way, but the so-called summertime slowdown, linked with hot temperatures and longer vacations, does not seem to have impacted Fujitsu's out Read more…

By Tiffany Trader

Researchers Use DNA to Store and Retrieve Digital Movie

July 18, 2017

From abacus to pencil and paper to semiconductor chips, the technology of computing has always been an ever-changing target. The human brain is probably the com Read more…

By John Russell

The Exascale FY18 Budget – The Next Step

July 17, 2017

On July 12, 2017, the U.S. federal budget for its Exascale Computing Initiative (ECI) took its next step forward. On that day, the full Appropriations Committee Read more…

By Alex R. Larzelere

Women in HPC Luncheon Shines Light on Female-Friendly Hiring Practices

July 13, 2017

The second annual Women in HPC luncheon was held on June 20, 2017, during the International Supercomputing Conference in Frankfurt, Germany. The luncheon provid Read more…

By Tiffany Trader

Satellite Advances, NSF Computation Power Rapid Mapping of Earth’s Surface

July 13, 2017

New satellite technologies have completely changed the game in mapping and geographical data gathering, reducing costs and placing a new emphasis on time series Read more…

By Ken Chiacchia and Tiffany Jolley

Intel Skylake: Xeon Goes from Chip to Platform

July 13, 2017

With yesterday’s New York unveiling of the new “Skylake” Xeon Scalable processors, Intel made multiple runs at multiple competitive threats and strategic Read more…

By Doug Black

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This