Argonne Orders 10 Petaflop Blue Gene/Q Super

By Michael Feldman

February 8, 2011

Argonne National Laboratory is planning to move up to a 10-petaflop Blue Gene/Q supercomputer next year, supporting the DOE lab’s scientific research. The new machine continues Argonne’s six-year Blue Gene tradition, which has installed every iteration of the architecture in IBM’s BG franchise.

Argonne installed its first Blue Gene supercomputer, a 5-teraflop Blue Gene/L system, in 2005, which garnered a number 58 placement on the TOP500 list that year. In 2008, the lab upgraded to a 500-teraflop Blue Gene/P, which initially placed it at number 4 on the list. The upcoming Blue Gene/Q, called “Mira,” will almost certainly give Argonne at top 10 spot in 2012. More importantly, Mira will represent a 2,000-fold increase in peak processing power in the space of six years.

The new Argonne machine will join another DOE Blue Gene/Q, the 20-teraflop “Sequoia” supercomputer, to be installed at Lawrence Livermore National Laboratory in 2012. That system is slated to run weapons simulations in support of the National Nuclear Security Administration’s program to maintain the US nuclear stockpile.

By contrast, Argonne’s Mira will be devoted entirely to open science applications like climate studies, battery research, engine design, and cosmology. The DOE has selected 16 projects that will have first crack at the Q system when it’s booted up next year. Like its predecessors, Mira will be available as an INCITE and ASCR Leadership Computing Challenge (ALCC) resource, where CPU-hours are awarded to what the DOE determines are the most deserving researchers, based on a peer-reviewed competitive process.

“Argonne’s new IBM supercomputer will help address the critical demand for complex modeling and simulation capabilities, which are essential to improving our economic prosperity and global competitiveness,” said Rick Stevens, associate laboratory director for computing, environment and life sciences at Argonne National Laboratory.

The Mira system is based on IBM’s next-generation PowerPC SoC, in this case the 16-core Power A2 processor (PDF), a 64-bit CPU capable of handling 4 threads simultaneously. The processor has 32 KB of L1 cache — 16 KB for data and 16 KB for instructions. L2 cache is made up of 8 MB of embedded DRAM (eDRAM ), a high-density on-chip memory technology that IBM uses for Blue Gene and its latest Power7 processors. Memory and I/O controllers are integrated on-chip.

Each server node will contain a single A2 processor and sport either 8 or 16 GB of memory. A fully populated Blue Gene/Q rack contains 1024 nodes, representing 16K cores. I/O has been split from the server nodes so that configurations can scale compute and I/O independently. A rack can accommodate between 8 and 128 I/O nodes. Conveniently, the I/O nodes use the same Power A2 chip as the compute servers.

Server-to-server communication is performed over a 5D Torus, which is capable of up to 40 gigabits per second, four times the speed of the Blue Gene/P interconnect. The 5D Torus employs fiber optics, the first Blue Gene design to do so.

Compute performance is delivered by using a large number of relatively low-speed cores — a hallmark of the Blue Gene architecture. Unlike the speedy 3.3 GHz Power7 chips that will go into the future Blue Waters supercomputer at the NCSA, the A2 processor for Blue Gene hums along at a modest 1.6 GHz (although faster versions of this chip can hit 3 GHz). According to IBM, Mira will encapsulate 750K cores, which works out to about 48,000 CPUs. Total memory is 750 TB, backed by 70 petabytes of disk storage.

The low-speed, high-core approach makes for a very energy-efficient package. A Blue Gene/Q prototype grabbed first place on the November 2010 Green500 list, with a Linpack rating of 1684.2 megaflops/watt. That bested even the latest Fermi GPU accelerated supers, like the TSUBAME 2.0 system recently installed at Tokyo Tech, as well as IBM’s fastest Cell (PowerXCell 8i) processor-accelerated QS22 clusters. To further boost energy efficiency and maintain reliability, all Blue Gene/Q racks are water cooled.

Because of its size, Argonne is looking at Mira as a stepping stone to exaflop supercomputing. With less than a million cores though, programmers will have to use some imagination to scale their codes to the hundreds of millions of cores envisioned in a true exascale system.

However, by the time IBM and others start building such machines, the Blue Gene PowerPC-based architecture is likely to be subsumed into the company’s Power-based line-up (which at the processor ISA level, at least, is quite similar). Based on a recent conversation with Herb Schultz, marketing manager for IBM’s Deep Computing unit, the Power and Blue Gene lines may merge around the middle of this decade. That would suggest that Blue Gene/Q could very well be the last in the Blue Gene lineage.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Spoiler Alert: Glimpse Next Week’s Solar Eclipse Via Simulation from TACC, SDSC, and NASA

August 17, 2017

Can’t wait to see next week’s solar eclipse? You can at least catch glimpses of what scientists expect it will look like. A team from Predictive Science Inc. (PSI), based in San Diego, working with Stampede2 at the Read more…

By John Russell

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

Leading Solution Providers

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This