The Weekly Top Five

By Tiffany Trader

February 24, 2011

The Weekly Top Five features the five biggest HPC stories of the week, condensed for your reading pleasure. This week, we cover Cray’s first XMT-2 supercomputer order, University of Delaware researchers’ extreme-scale architecture breakthrough, AMD’s OpenCL University Kit, Platform’s Grid Engine migration program, and PGI’s 2011 product refresh.

CSCS First to Order Cray XMT-2 Supercomputer

Cray has received its first order for a supercomputer based on its next-generation XMT architecture. The contract was awarded by the Swiss National Supercomputing Centre (CSCS) in Manno, Switzerland, and the announcement was made to coincide with a CSCS-hosted workshop focused on large-scale data analysis. Fitting since that’s exactly the kind of workload CSCS has planned for the system.

CSCS is no stranger to Cray systems. The organization was the recipient of the first-ever Cray XE6 system and is also home to a Cray XT5 supercompter, referred to as “Rosa.” The upcoming addition, expected to arrive later this year, will be part of a new project at CSCS called EUREKA, which matches Swiss scientists with dedicated resources for large-scale data analysis services. According to the release, “the proposed facility will be used for large-scale analysis of unstructured data and data mining, and is designed for parallel applications that are dynamically changing, require random access to shared memory and typically do not run well on conventional systems.”

The Cray XMT supercomputer features a massive, multithreaded architecture to support “data-driven problems that exist in unrelated and diverse data sets.” Each processor can handle up to 128 concurrent threads and the system can scale from 16 processors up to multiple thousands of processors.

University of Delaware Researchers Hope to Redesign Supercomputer

Guang Gao and a team of researchers at the University of Delaware are working to achieve breakthroughs in supercomputing that they hope will lead to a new generation of systems. The group is focused on improving the speed, efficiency and computational capacity of extreme-scale systems.

Gao, a distinguished professor of Electrical and Computer Engineering, is an expert in computer architecture and parallel systems. He and his team are taking part in a research and development initiative put forth by the Defense Advanced Research Projects Agency (DARPA) “to create an innovative, revolutionary new generation of computing systems” under DARPA’s recently-announced Ubiquitous High Performance Computing (UHPC) program. The University of Delaware researchers are members of the Intel Corporation UHPC team, which is focused on creating the next-generation of hardware and software technologies for extreme-scale computing systems. Other members of the Intel team are based at the University of Illinois at Urbana Champaign, the University of California at San Diego, Reservoir Labs Inc. and E.T. International, Inc. (ETI).

Gao comments on the significance of the undertaking: “This is a very important event for the nation. This project will develop a supercomputer that puts the United States ahead of our competitors. But with that comes a lot of responsibility.”

The project participants understand the need to develop a different kind of architecture, to enable a true breakthrough in parallelism instead of just stringing more and more cores together. To that end, the announcement states that UHPC program recognizes that “a new model of computation or an execution model must be developed that enables the programmer to perceive the system as a unified and naturally parallel computer system, not as a collection of microprocessors and an interconnection network.”

Such a redesign is paramount to our nation’s economic and military competitiveness. DARPA, a department of defense group, understands that very well. It is thought that this “radically new” architecture will allow applications to perform 100 to 1,000 times better than current models. Another goal is to enable parallel software design, to make it less difficult.

Prototypes of these UHPC systems are scheduled to be ready by 2018.

AMD Launches OpenCL University Kit

This week AMD introduced the OpenCL University Kit to assist universities in teaching a semester course in OpenCL programming. OpenCL (Open Computing Language) is an open standard for parallel programming of heterogeneous platforms including GPUs, multicore CPUs and other processors.

From the announcement:

This effort underscores AMD’s commitment to the educational community, which currently includes a number of strategic research initiatives, to enable the next generation of software developers and programmers with the knowledge needed to lead the era of heterogeneous computing. OpenCL, the only non-proprietary industry standard available today for true heterogeneous computing, helps developers to harness the full compute power of both the CPU and GPU to create innovative applications for vivid computing experiences.

The University Kit includes a 13 lecture series complete with instructor and speaker notes, and code examples. Course participants need not already be proficient in OpenCL programming, however basic knowledge of C/C++ programming is recommended. Students will need a C/C++ compiler and an OpenCL implementation, such as the AMD APP SDK, to complete the exercises. For additional information, including a listing of educational institutions now offering courses in OpenCL programming, click here.

AMD also announced that it will be holding its first AMD Fusion Developer Summit from June 13-16 in Seattle, Washington.

Platform Offers Migration Path for Grid Engine Users

Platform Computing has released a migration program for Grid Engine users aimed at easing the transition to one of Platform’s workload management systems, either Platform HPC, an HPC cluster solution, or Platform LSF, a comprehensive HPC workload management platform.

Presumably, Platform developed the migration tool in response to Oracle’s December announcement that it was discontinuing support for the open source version of Grid Engine and was also shutting down the CollabNet site (gridengine.sunsource.net), and the subsequent exodus of Grid Engine’s expertise to Univa. Those affected by the news had to decide whether to take their chances with the open source version, purchase Univa’s commercial Grid Engine offering, utilize one of the Grid Engine forks, or migrate to another workload manager altogether.

Platform officials state that while there are multiple Grid Engine paths, there is only one Platform LSF, and it has retained backwards compatibility for over 18 years. They describe their solutions as offering easy-to-use management capabilities, such as cluster provisioning, workload management, automated workflow, and monitoring and analysis, accessible through a unified Web interface. Platform LSF and Platform HPC also include application integration templates for ISV applications.

Chris Collins, head of Research Computing Services, University of East Anglia, commented on the university’s experience with the migration tool:

We are very pleased with the results of our decision to partner with Viglen to migrate to Platform Computing. The robust capabilities in Platform HPC will enable us to lower power consumption and increase collaboration between different departments in the University. The Windows/Linux dual boot functionality will help make HPC more accessible to other researchers, who are not traditionally HPC/Linux users. In addition, the easy-to-use interface will make it simpler to capture metrics such as resource usage per user, helping ensure that we are achieving optimal resource utilization as well as facilitating accurate billing for system resource usage.

PGI Updates Compilers, Development Tools

The Portland Group (PGI) has released PGI 2011, its latest line of high-performance parallelizing compilers and development tools for Linux, Mac OS X and Windows. This is the first general release to provide full support for the PGI Accelerator programming model 1.2 specification on x64 processor-based systems incorporating NVIDIA CUDA GPUs. The new PGI release offers several other enhancements for multicore x64 processor-based HPC systems.

The latest Intel and AMD microprocessors will be supported, as outlined in the following text:

New features and enhancements include support for the new Advanced Vector Extensions to the x64 instruction set architecture (AVX) in upcoming Intel Sandy Bridge and AMD Bulldozer CPUs, support for the Fortran 2003 language standard, enhancements in C++ performance through default fast exception handling and improved Boost C++ libraries support, OpenMP nested parallelism, new memory-hierarchy optimizations, debugger improvements including compact parallel register displays and tab-based sub-windows, and performance profiler enhancements to simplify browsing of multi-core profiles. The 2011 release also supports GPU performance profiling and benefits from revamped packaging for faster download and installation.

PGI has been working with NVIDIA on integrating CUDA support into their tools. Sanford Russell, director of CUDA marketing at NVIDIA, comments on the partnership:

The continuing evolution of the PGI compilers to support the CUDA parallel architecture ensures that applications developed by more than 100,000 CUDA developers worldwide can be portable to all types of HPC systems. This trend will clearly continue with the upcoming release of the CUDA-x86 compiler, enabling developers to compile and optimize their CUDA applications to run on x86-based systems.

Planned updates for the PGI 2011 software due out this year will include a PGI CUDA C/C++ compiler that allows developers to port CUDA programs to any multicore x64 processor-based system with or without NVIDIA GPU accelerators.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement on at least one thing: the power consumption and latency pen Read more…

By Doug Black

Geospatial Data Research Leverages GPUs

August 17, 2017

MapD Technologies, the GPU-accelerated database specialist, said it is working with university researchers on leveraging graphics processors to advance geospatial analytics. The San Francisco-based company is collabor Read more…

By George Leopold

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Centers (IPCCs) has resulted in a new Big Data Center (BDC) that Read more…

By Linda Barney

HPE Extreme Performance Solutions

Leveraging Deep Learning for Fraud Detection

Advancements in computing technologies and the expanding use of e-commerce platforms have dramatically increased the risk of fraud for financial services companies and their customers. Read more…

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last week the cloud giant released deeplearn.js as part of that in Read more…

By John Russell

Tech Giants Outline Battle Plans for Future HPC Market

August 21, 2017

Four companies engaged in a cage fight for leadership in the emerging HPC market of the 2020s are, despite deep differences in some areas, in violent agreement Read more…

By Doug Black

Microsoft Bolsters Azure With Cloud HPC Deal

August 15, 2017

Microsoft has acquired cloud computing software vendor Cycle Computing in a move designed to bring orchestration tools along with high-end computing access capabilities to the cloud. Terms of the acquisition were not disclosed. Read more…

By George Leopold

HPE Ships Supercomputer to Space Station, Final Destination Mars

August 14, 2017

With a manned mission to Mars on the horizon, the demand for space-based supercomputing is at hand. Today HPE and NASA sent the first off-the-shelf HPC system i Read more…

By Tiffany Trader

AMD EPYC Video Takes Aim at Intel’s Broadwell

August 14, 2017

Let the benchmarking begin. Last week, AMD posted a YouTube video in which one of its EPYC-based systems outperformed a ‘comparable’ Intel Broadwell-based s Read more…

By John Russell

Deep Learning Thrives in Cancer Moonshot

August 8, 2017

The U.S. War on Cancer, certainly a worthy cause, is a collection of programs stretching back more than 40 years and abiding under many banners. The latest is t Read more…

By John Russell

IBM Raises the Bar for Distributed Deep Learning

August 8, 2017

IBM is announcing today an enhancement to its PowerAI software platform aimed at facilitating the practical scaling of AI models on today’s fastest GPUs. Scal Read more…

By Tiffany Trader

IBM Storage Breakthrough Paves Way for 330TB Tape Cartridges

August 3, 2017

IBM announced yesterday a new record for magnetic tape storage that it says will keep tape storage density on a Moore's law-like path far into the next decade. Read more…

By Tiffany Trader

AMD Stuffs a Petaflops of Machine Intelligence into 20-Node Rack

August 1, 2017

With its Radeon “Vega” Instinct datacenter GPUs and EPYC “Naples” server chips entering the market this summer, AMD has positioned itself for a two-head Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Leading Solution Providers

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This